An Architecture Extension for Efficient Geometry Processing

Radhika Thekkath, Mike Uhler, Chandlee Harrell, Ying-wai Ho

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043

Talk Outline

- **Motivation---why enhance the MIPS® architecture**
- Background on 3D graphics geometry operations and current MIPS® architecture
- What are the enhancements?
- Performance and cost
- Summary

Current 3D Rendering Limited by Geometry Processing

- Front-end: Geometry and Lighting operations
	- General-purpose processors: 0.5 2 M polygons/s. Eg. R5000® (1996,200MHz), PIII (1999,500MHz).
- Back-end: Rendering
	- ◆ Graphics processors: 6 8 M polygons/s. Eg. ATI Rage 128(1999), 3Dfx Voodoo3(1999).
- Dedicated hardware, eg., Sony Emotion Engine---silicon-intensive, but feeds higher performance rendering engines.

Our Solution

- Enhance the MIPS[®] architecture to improve 3D geometry performance: MIPS-3D™ ASE (Application Specific Extension) includes 13 new instructions
- Lower cost than dedicated geometry hardware
- Main processor improvements are leveraged
	- \triangleleft technology/speed
	- parallelism/pipelining

Talk Outline

- Motivation---why enhance the MIPS[®] architecture
- **Background on 3D graphics geometry operations and current MIPS® architecture**
- What are the enhancements?
- Performance and cost
- Summary

Geometry and Lighting Operations

- Vertex transformation (matrix multiplication)
- Clip-check (compare and branch)
- Transform to screen coordinates (perspective division using reciprocal)
- Lighting: infinite and local (normalization using reciprocal square root)

Already in the MIPS Architecture

PS- Paired-Single, two singles S - Single FP format (32 bits) D - Double FP format (64 bits)

64 bits

- Floating point operations
	- \blacklozenge MUL (S, D, PS)
	- \triangle ADD (S, D, PS)
	- \bullet MADD (S, D, PS) (multiply-add)
	- \triangleleft RECIP (S, D)
	- ◆ RSQRT (S, D)

Talk Outline

- Motivation---why enhance the MIPS[®] architecture
- Background on 3D graphics geometry operations and current MIPS® architecture
- **What are the enhancements?**
- Performance and cost
- Summary

ADDR: for Vertex Transformation

An Architecture Extension for Efficient Geometry Processing 9

Clip Check (Compare)

Is the vertex within the viewing pyramid?

$$
x >= -w, x <= w
$$

\n
$$
y >= -w, y <= w
$$

\n
$$
z >= -w, z <= w
$$

\nSet 6 Condition Code (CC) bits

Observation : Can use magnitude compares.

$$
|x| \le |w|
$$

\n
$$
|y| \le |w|
$$

\n
$$
|z| \le |w|
$$

\nSet only 3 CC bits

An Architecture Extension for Efficient Geometry Processing 10

CABS: for Clip Check Compare

Transformed $[w | z]$ $[y | x]$ in FP registers

PUU.PS to get [w | w]

 $CABS.LE.PS$ $|y| \leq |w|?$, $|x| \leq |w|?$ $NEG.PS$ to get $[-w]$ -w] C.NGE.PS $!(y == -w)$? $!(x == -w)$? $C.NGE.S$ $|(z\rangle = -w)?$ $C.$ LE.PS $y \leq w$? $x \leq w$? $CLES$ $z \leq w?$ Replace with absolute compares

 $CABS.LE.PS$ $|w| \leq |w|?$, $|z| \leq |w|?$

BC1ANY4F: for Clip Check Branch

- Without absolute compare, need 6 branch instructions to check the 6 CC bits.
- With absolute compare, need 3 branch instructions to check the 3 CC bits.
- New MIPS-3D™ ASE instruction --- BC1ANY4F, a single branch instruction that checks 4 CC bits.

Geometry and Lighting Operations

- Vertex transformation (matrix multiplication)
- Clip-check (compare and branch)
- Transform to screen coordinates (perspective division using reciprocal)
- Lighting: infinite and local (normalization using reciprocal square root)

Perspective Division and Normalization

- \bullet In MIPS® IV architecture
	- \triangle RECIP
	- ◆ RSQRT
- Full precision
- Long latency
- Not fully pipeline-able
- Only S and D formats
- New MIPS-3D™ ASE instructions:
	- \triangle RECIP1
	- \triangle RECIP2
	- ◆ RSQRT1
	- ◆ RSQRT2
- Reduced & full precision
- Pipeline-able
- S, D, and PS format

Other Instruction Sets

- 3DNow![™] Technology -enhance 3D graphics and multimedia
	- ◆ 2-packed FP SIMD (PS)
	- ◆ PFACC accumulate
	- ◆ PFRCP, PFRCPIT1, PFRCPIT2 - reciprocal
	- ◆ PFRSQRT, PFRSQIT1 reciprocal square root
	- ◆ PF2ID, PI2FD convert
- AltiVec[™] Technology
	- \triangleleft 4 SIMD (32-bits)
	- vrefp, vnmsubfp, vmaddfp - reciprocal
	- vrsqrtefp, etc reciprocal square root
	- vcmpbfp bounds compare
	- ◆ vcfsx, vctsxs convert

Talk Outline

- Motivation---why enhance the MIPS[®] architecture
- Background on 3D graphics geometry operations and current MIPS® architecture
- What are the enhancements?
- **Performance and cost**
- Summary

Implementation Cost

- Die Area (of the Ruby processor)
	- ◆ Implementation of PS adds 6-7% to FP die area.
	- ◆ MIPS-3D™ ASE adds 3% to the floating point die area. (FP is less than 15% of the total die area).
- Logic/pipeline complexity
	- ADDR, CABS, BC1ANY4F, etc. minimal impact on both die area and FP pipeline logic.
	- ◆ RECIP1, RSQRT1 2x64 word lookup tables contribute to most of the 3% die area increase.

Performance: Number of Instructions

Note: Inner-loop instructions/vertex = cycles/vertex

Experiment/Coding Assumptions

- FP pipeline has 4-cycle data dependency
- Loop interleaves computations of 2 vertices
- Transform constants locked in cache
- Vertex co-ordinates are pre-fetched from memory to cache, every loop iteration
- Code uses full precision reciprocal and reduced precision reciprocal square-root

Performance : M polygons/s

Using today's high-end desktop processor frequency---500MHz

M polygons/s

An Architecture Extension for Efficient Geometry Processing 20

Summary

- MIPS-3D™ ASE adds thirteen instructions to the current MIPS64™ architecture
- Low cost (3% of FP die area)
- Increases polygons/sec count by 45% for the transform code to obtain 25 M polygons/s
- Increases polygons/sec count by 83% for transform together with complex lighting to obtain 10 M polygons/s

Appendix:Vertex Transformation Code

ADDR.PS FP8,FP11,FP10 FP8 <-- m4x+m5y+m6z+m7w | m0x+m1y+m2z+m3w ADDR.PS FP9,FP13,FP12 FP9 <-- m12x+m13y+m14z+m15w | m8x+m9y+m10z+m11w

FP0--FP7 hold m0--m15 in pair-single

An Architecture Extension for Efficient Geometry Processing 22

Appendix:The 13 MIPS-3D™ **ASE Instructions**

