Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



User's Manual

Phase-out/Discontinued

μ**PD98501**

Communication Controller

Document No. S14767EJ2V0UM00 (2nd edition) Date Published April 2002 NS CP(K)

© NEC Corporation 2000 Printed in Japan







SUMMARY OF CONTENTS

CHAPTER 1	INTRODUCTION
CHAPTER 2	VR4120A CPU
CHAPTER 3	SYSTEM CONTROLLER
CHAPTER 4	ATM CELL PROCESSOR
CHAPTER 5	ETHERNET CONTROLLER
CHAPTER 6	USB CONTROLLER
CHAPTER 7	UART
CHAPTER 8	TIMER
CHAPTER 9	MICRO WIRE
	MIPS III INSTRUCTION SET DETAILS
APPENDIX E	3 VR4120A COPROCESSOR 0 HAZARDS

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

VR4100, VR4102, VR4111, VR4120A, VR4300, VR4305, VR4310, VR4400, VR5000, VR10000, VR Series, VR4000 Series, VR4100 Series, and EEPROM are trademarks of NEC Corporation. Micro Wire is a trademark of National Semiconductor Corp. iAPX is a trademark of Intel Corp. DEC VAX is a trademark of Digital Equipment Corp. UNIX is a registered trademark in the United States and other countries, licensed exclusively through X/Open Company, Ltd. Ethernet is a trademark of Xerox Corp. MIPS is a trademark of MIPS Technologies, Inc.

- The information in this document is current as of April, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4

Major Revisions in This Edition

Page	Description
Throughout	Elimination of descriptions to MIPS16 instruction mode, N-Wire Interface, ABR and GFR
p.34	1.6 Pin Configuration (Bottom View)
	Change of pin name of AC14, AC17, AD15, AD16, AD17, AD18, AE15, AE16, AE17, AF15, AF16, AF18
pp.35, 41	Addition of 1.7.1 Power Supply, 1.7.12 IC-Open, 1.7.13 IC-PDn, 1.7.14 IC-PDnR, 1.7.15 IC-PUp,
	and 1.7.16 IC-PUpR
pp.35 to 40	1.7 Pin Function
	Addition of description to functions of PSAVD, PSDVD, PUAVD, PUDVD, PSMD_B, PSTBY,
	PUMD_B, PUSTBY, MIRCLK, MITCLK, MI2RCLK, MI2TCLK, USBCLK, URCLK
pp.42 to 47	1.8 I/O Register Map
	Change of register name of ATM (F0B0H-F0B3H), Ether (234H-23CH), USB (100H-FFCH) 2.1.10 Cache
p.61	Change of the instruction/data cache size
pp.80 to 96	2.3 Pipeline
pp.00 to 00	Elimination of description to Φ 1 and Φ 2. Elimination of description to IT stage
pp.97 to 127	2.4 Memory Management System
	Change of description
p.134	2.5.3.5 Status register (12)
	Change of description to status register diagnostic status field
p.143	Table 2-39. Exception Priority Order
	Change of description
p.167	2.7.2 Cache organization
	Change of description of cache line size for instruction cache
p.185	Addition of 3.1.5 EEPROM
pp.188 to 199	3.2 Registers
n 200	Change of description 3.3.1 Overview
p.200	Addition of description to 8-word burst R/W
pp.203 to 220	3.4 Memory Interface
pp.200 to 220	Change of description
pp.227 to 274	CHAPTER 4 ATM CELL PROCESSOR
	Elimination of description to IP flow
	Change of description of registers
pp.277 to 297	5.2 Registers
	Change of description
pp.309 to 327	6.2 Registers
	Change of description
pp.369 to 379	7.3 Registers
	Change of description
pp.433 to 523	APPENDIX A MIPS III INSTRUCTION SET DETAILS
	Change of description to DMACC, LDL, LDR, LWL, LWR, SDL, SDR, SWL, SWR
p.547	Table B-1 VR4120A CPU Coprocessor 0 Hazards
	Elimination of description to TLB shut down



PREFACE

Readers		r engineers who need to be familiar with the capability of evelop application systems based on it.
Purpose	The purpose of this manual (listed below) of the μ PD985	al is to help users understand the hardware capabilities 501.
Configuration	This manual consists of the	following chapters:
	Introduction	
	 VR4120A[™] CPU 	
	System controller	
	 ATM cell processor 	
	 Ethernet[™] controller 	
	USB controller	
	• UART	
	Timer	
	 Micro Wire™ 	
Guidance	Readers of this manual sho	uld already have a general knowledge of electronics, logic
	circuits, and microcomputer	S.
	To gain an overall understa	nding of the function of the μ PD98501:
	ightarrow Read through all the chap	pters, in sequence.
	To check the electrical chara	acteristics of the μ PD98501:
	ightarrow Refer to the separate dat	ta sheet.
Notation	This manual uses the follow	ing conventions:
	Data bit significance:	High-order bits on the left side;
	g	low-order bits on the right side
	Active low:	XXXX_B (Pin and signal names are suffixed with _B.)
	Note:	Explanation of an indicated part of text
	Caution:	Information requiring the user's special attention
	Remark:	Supplementary information
	Numerical value:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
Related Document	Use this manual in combina	tion with the following document.
		cated in this publication may include preliminary versions.
	However, preliminary versio	
	 μPD98501 Data Sheet: S 	S14828E
	 μPD98501 Application No 	ote ATM Cell Processor Control: S15812E

CONTENTS

CHAPTER 1 INTRODUCTION	
1.1 Features	
1.2 Ordering Information	
1.3 System Configuration	
1.4 Block Diagram (Summary)	
1.5 Block Diagram (Detail)	
1.5.1 VR4120A RISC processor core	
1.5.2 IBUS	
1.5.3 System controller	
1.5.4 ATM cell processor	
1.5.5 Ethernet controller	
1.5.6 USB controller	
1.6 Pin Configuration (Bottom View)	
1.7 Pin Function	
1.7.1 Power Supply	
1.7.2 System PLL power supply	
1.7.3 USB PLL power supply	
1.7.4 System control interface	
1.7.5 Memory interface	
1.7.6 ATM interface	
1.7.7 Ethernet interface	
1.7.8 USB interface	
1.7.9 UART/Micro Wire interface	
1.7.10 Parallel port interface	
1.7.11 Boundary scan interface	
1.7.12 I.C Open	
1.7.13 I.C Pull Down	
1.7.14 I.C Pull Down with Resistor	
1.7.15 I.C Pull Up	
1.7.16 I.C Pull Up with Resistor	
1.8 I/O Register Map	
1.9 Memory Map	
1.10 Reset Configuration	
1.11 Interrupts	
1.12 Clock Control Unit	
CHAPTER 2 VR4120A	
2.1 Overview for VR4120A	
2.1.1 Internal block configuration	
2.1.2 VR4120A registers	
2.1.3 VR4120A instruction set overview	
2.1.4 Data formats and addressing	
2.1.5 Coprocessors (CP0)	
2.1.6 Floating-point unit (FPU)	
2.1.7 CPU core memory management system (MMU)	60

2.1.8 Translation lookaside buffer (TLB)	60
2.1.9 Operating modes	61
2.1.10 Cache	61
2.1.11 Instruction pipeline	61
2.2 MIPS III Instruction Set Summary	62
2.2.1 MIPS III ISA instruction formats	62
2.2.2 Instruction classes	63
2.3 Pipeline	80
2.3.1 Pipeline stages	80
2.3.2 Branch delay	83
2.3.3 Load delay	83
2.3.4 Pipeline operation	84
2.3.5 Interlock and exception handling	90
2.3.6 Program compatibility	
2.4 Memory Management System	
2.4.1 Translation lookaside buffer (TLB)	
2.4.2 Virtual-to-physical address transition	
2.4.3 Virtual address space	
2.4.4 Physical address space	
2.4.5 System control coprocessor	
2.4.6 Memory management registers	
2.5 Exception Processing	
2.5.1 Exception processing operation	
2.5.2 Precision of exceptions	
2.5.3 Exception processing registers	
2.5.4 Details of exceptions	
2.5.5 Exception processing and servicing flowcharts	
2.6 Initialization Interface	
2.6.1 Cold reset	
2.6.2 Soft reset	
2.6.3 VR4120A processor modes	
2.7 Cache Memory	
2.7.1 Memory organization	
2.7.2 Cache organization	
2.7.3 Cache operations	
2.7.4 Cache states	
2.7.5 Cache state transition diagrams	
2.7.6 Cache data integrity	
2.7.7 Manipulation of the caches by an external agent	
2.8 CPU Core Interrupts	
2.8.1 Non-maskable interrupt (NMI)	
2.8.2 Ordinary interrupts	
2.8.3 Software interrupts generated in CPU core	
2.8.4 Timer interrupt	
2.8.5 Asserting interrupts	
HAPTER 3 SYSTEM CONTROLLER	
3.1 Overview	

	Phase-out/Discontinued
3.1.1 CPU interface	
3.1.2 Memory interface	
3.1.3 IBUS interface	
3.1.4 UART	
3.1.5 EEPROM	
3.1.6 Timer	
3.1.7 Interrupt controller	
3.1.8 DSU (Deadman's SW unit)	
3.1.9 System block diagram	
3.1.10 Data flow diagram	
3.2 Registers	
3.2.1 Register summary	
3.2.2 General registers	
3.3 CPU Interface	
3.3.1 Overview	
3.3.2 Data rate control	
3.3.3 Address decoding	
3.3.4 Endian conversion	
3.3.5 I/O performance	
3.4 Memory Interface	
3.4.1 Overview	
3.4.2 Memory regions and devices	
3.4.3 Memory signal connections	
3.4.4 Memory performance	
3.4.5 Memory control registers	
3.4.6 Boot ROM / Extended chip select	
3.4.7 SDRAM	
3.4.8 SDRAM refresh	
3.4.9 Memory-to-CPU prefetch FIFO	
3.4.10 CPU-to-memory write FIFO	
3.4.11 SDRAM memory initialization	
3.5 IBUS Interface Register	
3.5.1 ITCNTR (IBUS timeout timer control register)	
3.5.2 ITSETR (IBUS timeout timer set register)	
3.6 DSU (Deadman's SW Unit)	
3.6.1 Overview	
3.6.2 Registers	
3.6.3 DSU register setting flow	
3.7 Endian Mode Software Issues	
3.7.1 Overview	
3.7.2 Endian modes	
CHAPTER 4 ATM CELL PROCESSOR	
4.1 Overview	
4.1.1 Function features	
4.1.2 Block diagram of ATM cell processor	
4.1.3 ATM cell processing operation overview	
4.2 Memory Space	

4.2.1 Work RAM and register space	235
4.2.2 Shared memory	235
4.3 Interruption	235
4.4 Registers for ATM Cell Processing	236
4.4.1 Register map	236
4.4.2 A_GMR (General Mode Register)	238
4.4.3 A_GSR (General Status Register)	238
4.4.4 A_IMR (Interrupt Mask Register)	239
4.4.5 A_RQU (Receiving Queue Underrun Register)	240
4.4.6 A_RQA (Receiving Queue Alert Register)	240
4.4.7 A_VER (Version Register)	240
4.4.8 A_CMR (Command Register)	240
4.4.9 A_CER (Command Extension Register)	240
4.4.10 A_MSA0 to A_MSA3 (Mailbox Start Address Register)	241
4.4.11 A_MBA0 to A_MBA3 (Mailbox Bottom Address Register)	241
4.4.12 A_MTA0 to A_MTA3 (Mailbox Tail Address Register)	241
4.4.13 A_MWA0 to A_MWA3 (Mailbox Write Address Register)	
4.4.14 A_RCC (Valid Received Cell Counter)	
4.4.15 A_TCC (Valid Transmitted Cell Counter)	
4.4.16 A_RUEC (Receive Unprovisioned VPI/VCI Error Cell Counter)	
4.4.17 A_RIDC (Receive Internal Dropped Cell Counter)	
4.4.18 A_T1R (T1 Time Register)	
4.4.19 A_TSR (Time Stamp Register)	
4.4.20 A_IBBAR (IBUS Base Address Register)	
4.4.21 A_INBAR (Instruction Base Address Register)	
4.4.22 A_UMCMD (UTOPIA Management Interface Command Register)	
4.5 Data Structure	245
4.5.1 Tx buffer structure	
4.5.2 Rx pool structure	248
4.6 Initialization	253
4.6.1 Before starting RISC core	
4.6.2 After RISC core's F/W is starting	
4.7 Commands	
4.7.1 Set_Link_Rate command	
4.7.2 Open_Channel command	
4.7.3 Close_Channel command	
4.7.4 Tx_Ready command	
4.7.5 Add_Buffers command	
4.7.6 Indirect_Access command	
4.8 Operations	
4.8.1 Work RAM usage	
4.8.2 Transmission function	
4.8.3 Receiving function	
4.8.4 Mailbox	
IAPTER 5 ETHERNET CONTROLLER	
5.1 Overview	
5.1.1 Features	275

5.1.2 Block diagram of Ethernet controller block	275
5.2 Registers	277
5.2.1 Register map	277
5.2.2 En_MACC1 (MAC Configuration Register 1)	283
5.2.3 En_MACC2 (MAC Configuration Register 2)	284
5.2.4 En_IPGT (Back-to-Back IPG Register)	
5.2.5 En_IPGR (Non Back-to-Back IPG Register)	284
5.2.6 En_CLRT (Collision Register)	285
5.2.7 En_LMAX (Maximum Packet Length Register)	285
5.2.8 En_RETX (Retry Count Register)	285
5.2.9 En_LSA2 (Station Address Register 2)	285
5.2.10 En_LSA1 (Station Address Register 1)	285
5.2.11 En_PTVR (Pause Timer Value Read Register)	286
5.2.12 En_VLTP (VLAN Type Register)	
5.2.13 En_MIIC (MII Configuration Register)	
5.2.14 En_MCMD (MII Command Register)	286
5.2.15 En_MADR (MII Address Register)	287
5.2.16 En_MWTD (MII Write Data Register)	287
5.2.17 En_MRDD (MII Read Data Register)	
5.2.18 En_MIND (MII Indicate Register)	
5.2.19 En_AFR (Address Filtering Register)	
5.2.20 En_HT1 (Hash Table Register 1)	
5.2.21 En_HT2 (Hash Table Register 2)	
5.2.22 En_CAR1 (Carry Register 1)	289
5.2.23 En_CAR2 (Carry Register 2)	290
5.2.24 En_CAM1 (Carry Register 1 Mask Register)	
5.2.25 En_CAM2 (Carry Register 2 Mask Register)	292
5.2.26 En_TXCR (Transmit Configuration Register)	292
5.2.27 En_TXFCR (Transmit FIFO Control Register)	293
5.2.28 En_TXDPR (Transmit Descriptor Pointer)	
5.2.29 En_RXCR (Receive Configuration Register)	
5.2.30 En_RXFCR (Receive FIFO Control Register)	295
5.2.31 En_RXDPR (Receive Descriptor Pointer)	295
5.2.32 En_RXPDR (Receive Pool Descriptor Pointer)	296
5.2.33 En_CCR (Configuration Register)	296
5.2.34 En_ISR (Interrupt Service Register)	296
5.2.35 En_MSR (Mask Service Register)	297
5.3 Operation	298
5.3.1 Initialization	298
5.3.2 Buffer structure for Ethernet Controller block	298
5.3.3 Buffer descriptor format	299
5.3.4 Frame transmission	301
5.3.5 Frame reception	303
5.3.6 Address Filtering	305
CHAPTER 6 USB CONTROLLER	307
6.1 Overview	307
6.1.1 Features	307

6.1.2 Internal block diagram	
6.2 Registers	309
6.2.1 Register map	
6.2.2 U_GMR (USB General Mode Register)	311
6.2.3 U_VER (USB Frame Number/Version Register)	311
6.2.4 U_GSR1 (USB General Status Register 1)	312
6.2.5 U_IMR1 (USB Interrupt Mask Register 1)	314
6.2.6 U_GSR2 (USB General Status Register 2)	316
6.2.7 U_IMR2 (USB Interrupt Mask Register 2)	317
6.2.8 U_EP0CR (USB EP0 Control Register)	318
6.2.9 U_EP1CR (USB EP1 Control Register)	319
6.2.10 U_EP2CR (USB EP2 Control Register)	
6.2.11 U_EP3CR (USB EP3 Control Register)	
6.2.12 U_EP4CR (USB EP4 Control Register)	
6.2.13 U_EP5CR (USB EP5 Control Register)	
6.2.14 U_EP6CR (USB EP6 Control Register)	
6.2.15 U_CMR (USB Command Register)	
6.2.16 U_CA (USB Command Address Register)	
6.2.17 U_TEPSR (USB Tx EndPoint Status Register)	
6.2.18 U_RP0IR (USB Rx Pool0 Information Register)	
6.2.19 U_RP0AR (USB Rx Pool0 Address Register)	
6.2.20 U_RP1IR (USB Rx Pool1 Information Register)	
6.2.21 U_RP1AR (USB Rx Pool1 Address Register)	
6.2.22 U_RP2IR (USB Rx Pool2 Information Register)	
6.2.23 U_RP2AR (USB Rx Pool2 Address Register)	
6.2.24 U_TMSA (USB Tx MailBox Start Address Register)	
6.2.25 U_TMBA (USB Tx MailBox Bottom Address Register)	
6.2.26 U_TMRA (USB Tx MailBox Read Address Register)	
6.2.27 U_TMWA (USB Tx MailBox Write Address Register)	
6.2.28 U_RMSA (USB Rx MailBox Start Address Register)	
6.2.29 U_RMBA (USB Rx MailBox Bottom Address Register)	
6.2.30 U_RMRA (USB Rx MailBox Read Address Register)	
6.2.31 U_RMWA (USB Rx MailBox Write Address Register)	
6.3 USB Attachment Sequence	
6.4 Initialization	
6.4.1 Receive pool settings	
6.4.2 Transmit/receive MailBox settings	
6.5 Data Transmit Function	
6.5.1 Overview of transmit processing	
6.5.2 Tx buffer configuration	
6.5.3 Data transmit modes	
6.5.4 VR4120A processing at data transmitting	
6.5.5 USB controller processing at data transmitting	
6.5.6 Tx indication	
6.6 Data Receive Function	
6.6.1 Overview of receive processing	
6.6.2 Rx Buffer configuration	
6.6.3 Receive pool settings	

6.6.4 Data receive mode	346
6.6.5 VR4120A receive processing	349
6.6.6 USB controller receive processing	350
6.6.7 Detection of errors on USB	
6.6.8 Rx data corruption on Isochronous EndPoint	
6.6.9 Rx FIFO overrun	359
6.6.10 Rx indication	360
6.7 Power Management	362
6.7.1 Suspend	362
6.7.2 Resume	363
6.7.3 Remote wake up	
6.8 Receiving SOF Packet	
6.8.1 Receiving SOF Packet and updating the Frame Number	365
6.8.2 Updating Frame Number automatically	
6.8.3 Checking if the skew of SOF arrival time is allowable of not	
6.9 Loopback Mode	
6.10 Example of Connection	367
CHAPTER 7 UART	
7.1 Overview	
7.2 UART Block Diagram	
7.3 Registers	
7.3.1 Register map	
7.3.2 UARTRBR (UART Receiver data Buffer Register)	
7.3.3 UARTTHR (UART Transmitter data Holding Register)	
7.3.4 UARTIER (UART Interrupt Enable Register)	
7.3.5 UARTDLL (UART Divisor Latch LSB Register)	
7.3.6 UARTDLM (UART Divisor Latch MSB Register)	
7.3.7 UARTIIR (UART Interrupt ID Register)	
7.3.8 UARTFCR (UART FIFO Control Register)	
7.3.9 UARTLCR (UART Line Control Register).	
7.3.10 UARTMCR (UART Modem Control Register)	
7.3.11 UARTLSR (UART Line Status Register)	
7.3.12 UARTMSR (UART Modem Status Register)	
7.3.13 UARTSCR (UART Scratch Register)	
CHAPTER 8 TIMER	200
8.1 Overview	
8.2 Block Diagram	
-	
8.3 Registers	
8.3.2 TMMR (Timer Mode Register)	
8.3.3 TM0CSR (Timer CH0 Count Set Register)	
8.3.4 TMICSR (Timer CH1 Count Set Register)	
8.3.5 TM0CCR (Timer CH0 Current Count Register)	
8.3.6 TMICCR (Timer CH1 Current Count Register)	
CHAPTER 9 MICRO WIRE	

9.1 Overview	
9.2 Operations	
9.2.1 Data read at the power up load	
9.2.2 Accessing to EEPROM	
9.3 Registers	
9.3.1 Register map	
9.3.2 ECCR (EEPROM Command Control Register)	
9.3.3 ERDR (EEPROM Read Data Register)	
9.3.4 MACAR1 (MAC Address Register 1)	
9.3.5 MACAR2 (MAC Address Register 2)	
9.3.6 MACAR3 (MAC Address Register 3)	
APPENDIX A MIPS III INSTRUCTION SET DETAILS	
A.1 Instruction Notation Conventions	
A.1 Instruction Notation Conventions A.2 Load and Store Instructions	
A.2 Load and Store Instructions	
A.2 Load and Store Instructions A.3 Jump and Branch Instructions	
A.2 Load and Store Instructions A.3 Jump and Branch Instructions A.4 System Control Coprocessor (CP0) Instructions	



LIST OF FIGURES (1/5)

Figure No.	Title	Page
1-1. Examples of the μ PD98501 System Config	uration	24
1-2. Block Diagram of the μ PD98501		25
1-3. Block Diagram of the VR4120A RISC Proce	essor	26
1-4. Block Diagram of IBUS		27
1-5. Block Diagram of System Controller		
1-6. Block Diagram of ATM Cell Processor		29
1-7. Block Diagram of Ethernet Controller		
1-8. Block Diagram of USB Controller		
1-9. Memory Map		48
1-10. Reset Configuration		49
1-11. Interrupt Signal Connection		50
1-12. Block Diagram of Clock Control Unit		51
2-1. VR4120A Core Internal Block Diagram		52
2-2. VR4120A Registers		54
2-3. CPU Instruction Formats (32-bit Length Ins	truction)	55
2-4. Little-Endian Byte Ordering in Word Data		56
2-5. Little-Endian Byte Ordering in Double Word	Data	56
2-6. Misaligned Word Accessing (Little-Endian)		57
2-7. CP0 Registers		58
2-8. MIPS III ISA CPU Instruction Formats		62
2-9. Pipeline Stages (MIPS III Instruction Mode))	80
2-10. Instruction Execution in the Pipeline		81
2-11. Pipeline Activities (MIPS III)		82
2-12. Branch Delay (In MIPS III Instruction Mod	e)	83
2-13. ADD Instruction Pipeline Activities (In MIP	S III Instruction Mode)	84
2-14. JALR Instruction Pipeline Activities (In MII	PS III Instruction Mode)	85
2-15. BEQ Instruction Pipeline Activities (In MIP	S III Instruction Mode)	86
2-16. TLT Instruction Pipeline Activities		87
2-17. LW Instruction Pipeline Activities (In MIPS	III Instruction Mode)	
2-18. SW Instruction Pipeline Activities (In MIPS	S III Instruction Mode)	
2-19. Relationship among Interlocks, Exception	s, and Faults	90
2-20. Exception Detection		92
2-21. Data Cache Miss Stall		93
2-22. CACHE Instruction Stall		93
2-23. Load Data Interlock		94
2-24. MD Busy Interlock		95
2-25. Format of TLB Entry		
2-26. Outline of TLB Manipulation		
2-27. Virtual-to-Physical Address Translation		101
2-28. TLB Address Translation		102
2-29. 32-bit Mode Virtual Address Translation		103



LIST OF FIGURES (2/5)

Figur	e No.	Title	Page
2-30.	64-bit Mode Virtual Address Translation		
2-31.	User Mode Address Space		
2-32.	Supervisor Mode Address Space		
2-33.	Kernel Mode Address Space		
2-34.	xkphys Area Address Space		
2-35.	µPD98501 Physical Address Space		
2-36.	CP0 Registers and TLB		
2-37.	Index Register		
2-38.	Random Register		
2-39.	EntryLo0 and EntryLo1 Registers		
2-40.	Page Mask Register		
2-41.	Positions Indicated by Wired Register		
2-42.	Wired Register		
2-43.	EntryHi Register		
2-44.	PRId Register		
2-45.	Config Register Format		
2-46.	LLAddr Register		
2-47.	TagLo Register		
2-48.	TagHi Register		
2-49.	Context Register Format		
2-50.	BadVAddr Register Format		
2-51.	Count Register Format		
2-52.	Compare Register Format		
2-53.	Status Register Format		
2-54.	Status Register Diagnostic Status Field		
2-55.	Cause Register Format		
2-56.	EPC Register Format		
2-57.	WatchLo Register Format		
2-58.	WatchHi Register Format		
2-59.	XContext Register Format		
2-60.	Parity Error Register Format		
2-61.	Cache Error Register Format		
2-62.	ErrorEPC Register Format		
2-63.	Common Exception Handling		
2-64.	TLB/XTLB Refill Exception Handling		
2-65.	Cold Reset Exception Handling		
2-66.	Soft Reset and NMI Exception Handling		
2-67.	Logical Hierarchy of Memory		
2-68.	Cache Support		
2-69.	Instruction Cache Line Format		
2-70.	Data Cache Line Format		
2-71.	Cache Data and Tag Organization		



LIST OF FIGURES (3/5)

Figure I	No. Title	Page
2-72. C	Data Cache State Diagram	
2-73. Ir	nstruction Cache State Diagram	
2-74. C	Data Check Flow on Instruction Fetch	
2-75. C	Data Check Flow on Load Operations	
2-76. C	Data Check Flow on Store Operations	
2-77. C	Data Check Flow on Index_Invalidate Operations	
2-78. C	Data Check Flow on Index_Writeback_Invalidate Operations	
2-79. C	Data Check Flow on Index_Load_Tag Operations	
2-80. C	Data Check Flow on Index_Store_Tag Operations	
2-81. C	Data Check Flow on Create_Dirty Operations	
2-82. C	Data Check Flow on Hit_Invalidate Operations	
2-83. C	Data Check Flow on Hit_Writeback_Invalidate Operations	
2-84. C	Data Check Flow on Fill Operations	
2-85. C	Data Check Flow on Hit_Writeback Operations	
2-86. V	Vriteback Flow	
2-87. F	Refill Flow	
2-88. V	Vriteback & Refill Flow	
2-89. N	Ion-maskable Interrupt Signal	
2-90. ⊦	lardware Interrupt Signals	
2-91. N	lasking of Interrupt Request Signals	
3-1. En	idian Translation for the Data Swap Mode (Master)	
	Idian Translation for the Data Swap Mode (Slave)	
	M/ FLASH Memory Read/Write Cycle	
	ASH/ROM Configuration	
	DRAM Configuration	
	and Byte Order of Endian Modes	
	alfword Data-Array Example	
	ord Data-Array Example	
∕I-1 Bk	ock Diagram of ATM Cell Processor	228
	AL-5 Sublayer and ATM Layer	
	AL-5 Sublayer and ATM Layer	
	The Cell	
	C Encapsulation	
	emory Space from V _R 4120A and RISC Core	
	ork RAM and Register Space	
	Packet	
	Buffer Elements	
	x Packet Descriptor	
	x Packet Descriptor x Buffer Descriptor/Link Pointer	
4-12. F		249



LIST OF FIGURES (4/5)

Figu	re No.	Title	Page
4-13	Rx Pool Descriptor/Rx Buffer Directory/Rx Buffe	r Descriptor/Rx Link Pointer	250
4-14	Rx Pool Descriptor	· · · · · · · · · · · · · · · · · · ·	251
4-15	Rx Buffer Descriptor/ Link Pointer		252
	Transfer of F/W		
4-17	Instruction RAM and Instruction Cache		254
4-18	Set_Link_Rate Command		256
4-19	Open_Channel Command and Indication		256
4-20	Close_Channel Command and Indication		257
4-21	Tx_Ready Command and Indication		258
4-22	Add_Buffers Command		259
4-23	Indirect_Access Command		
4-24	Work RAM Usage		261
4-25	Structure of the Transmit Queue		
4-26	Packet Info Structure		
4-27	Transmit Queue Packet Descriptor		
4-28	Tx VC Table		
4-29	Raw Cell with CRC-10		
4-30	Send Indication Format		
4-31	LLC Encapsulation Format		
4-32	Receive VC Table		
4-33	Raw Cell Data Format		271
4-34	Receive Indication Format		272
4-35	Mailbox Structure		274
	Block Diagram of Ethernet Controller		
	Tx FIFO Control Mechanism		
5-3.	Rx FIFO Control Mechanism		
	Buffer Structure for Ethernet Block		
	Transmit Descriptor Format		
	Receive Descriptor Format		
	Transmit Procedure		
5-8.	Receive Procedure		
6-1.	USB Controller Internal Configuration		308
	USB Attachment Sequence		
	Mailbox Configuration		
	Division of Data into USB Packets		
	Tx Buffer Configuration		
	Configuration of Transmit Buffer Directory		
	VR4120A Processing at Data Transmitting		
	Transmit Command Issue		
	Transmit Status Register		
			500



Page

LIST OF FIGURES (5/5)

Title

6-10.	USB Controller Transmit Operation Flow Chart	339
6-11.	Transmit Indication Format	341
6-12.	Division of Data into USB Packets	342
6-13.	Receive Buffer Configuration	343
6-14.	Receive Descriptor Configuration	344
6-15.	Buffer Directory Addition Command	345
6-16.	Data Receiving in EndPoint0, EndPoint6	347
6-17.	EndPoint2, EndPoint4 Receive Normal Mode	347
6-18.	EndPoint2, EndPoint4 Receive Assemble Mode	348
6-19.	EndPoint2, EndPoint4 Receive Separate Mode	348
6-20.	VR4120A Receive Processing	349
6-21.	USB Controller Receive Operations (Normal Mode)	350
6-22.	USB Controller Receive Operations (Assemble Mode)	352
6-23.	USB Controller Receive Operation Sequence (Separate Mode)	354
6-24.	USB Timing Errors	356
6-25.	Example of Buffers Including Corrupted Data	359
6-26.	Receive Indication Format	
6-27.	Suspend Sequence	
6-28.	Resume Sequence	

Figure No.



LIST OF TABLES (1/2)

Tab	le No. Title	Page
2-1.	System Control Coprocessor (CP0) Register Definitions	
	Number of Delay Slot Cycles Necessary for Load and Store Instructions	
	Byte Specification Related to Load and Store Instructions	
	Load/Store Instruction	
	Load/Store Instruction (Extended ISA)	
2-6.	ALU Immediate Instruction	67
2-7.	ALU Immediate Instruction (Extended ISA)	
2-8.	Three-Operand Type Instruction	68
2-9.	Three-Operand Type Instruction (Extended ISA)	
2-10). Shift Instruction	
2-11	. Shift Instruction (Extended ISA)	70
2-12	2. Multiply/Divide Instructions	71
2-13	 Multiply/Divide Instructions (Extended ISA) 	72
2-14	Number of Stall Cycles in Multiply and Divide Instructions	73
2-15	Number of Delay Slot Cycles in Jump and Branch Instructions	73
2-16	3. Jump Instruction	74
2-17	2. Branch Instructions	75
2-18	B. Branch Instructions (Extended ISA)	76
2-19). Special Instructions	77
2-20). Special Instructions (Extended ISA)	77
2-21	. System Control Coprocessor (CP0) Instructions	78
2-22	2. Operation in Each Stage of Pipeline (MIPS III)	82
2-23	8. Correspondence of Pipeline Stage to Interlock and Exception Conditions	90
2-24	Pipeline Interlock	91
2-25	i. Description of Pipeline Exception	91
2-26	6. VR Series Supported Instructions	96
2-27	'. User Mode Segments	
2-28	3. 32-bit and 64-bit Supervisor Mode Segments	
2-29	0. 32-bit Kernel Mode Segments	112
2-30	0. 64-bit Kernel Mode Segments	113
2-31	. Cacheability and xkphys Address Space	114
2-32	2. CP0 Memory Management Registers	118
2-33	B. Cache Algorithm	121
2-34	. Mask Values and Page Sizes	121
2-35	5. CP0 Exception Processing Registers	129
	6. Cause Register Exception Code Field	
2-37	7. 64-Bit Mode Exception Vector Base Addresses	141
2-38	32-Bit Mode Exception Vector Base Addresses	142
2-39	9. Exception Priority Order	143
0 1	For the extension Table for the Date Ower Mark (Mark)	
	Endian Translation Table for the Data Swap Mode (Master)	
3-2.	Endian Translation Table for the Data Swap Mode (Slave)	



LIST OF TABLES (2/2)

Tabl	e No. Title	Page
3-3.	Endian Configuration Table	
3-4.	Endian Translation Table in Endian Converter (1)	
	Endian Translation Table in Endian Converter (2)	
3-6.	External Pin Mapping	
3-7.	Examples of Memory Performance (4 word-burst access from CPU)	
3-8.	Examples of Memory Performance (4 word-burst access from IBUS Master)	
3-9.	Boot-ROM Size Configuration at Reset	
3-10	. Relationship between Memory Map and Address Bus	
3-11	. Available Write Access Type	213
3-12	2. Command Sequence	214
3-13	B. SDRAM Size Configuration at Reset	216
3-14	SDRAM Configurations Supported	
3-15	5. SDRAM Bank Select Signals Mapping	217
3-16	5. SDRAM Word Order for Instruction-Cache Line-Fill	217
4-1.	List of Tx Packet Attribute	247
4-2.	List of Rx Pool Attributes	251
4-3.	Commands	
4-4.	Reception Errors That Can Occur During Packet Reception	
4-5.	Error Reporting Priorities	273
5-1.	Ethernet Controller's Register Categories	
5-2.	MAC Control Register Map	277
5-3.	Statistics Counter Register Map	279
5-4.	DMA and FIFO Management Registers Map	
5-5.	Interrupt and Configuration Registers Map	
5-6.	Attribute for Transmit Descriptor	
5-7.	Attribute for Receive Descriptor	
7-1.	Correspondence between Baud Rates and Divisors	
9-1.	EEPROM Initial Data	
9-2.	EEPROM Command List	
	CPU Instruction Operation Notations	
A-2.	Load and Store Common Functions	
A-3.	Access Type Specifications for Loads/Stores	
B-1.	VR4120A CPU Coprocessor 0 Hazards	
B-2.	Calculation Example of CP0 Hazard and Number of Instructions Inserted	

CHAPTER 1 INTRODUCTION

The µPD98501 is a high performance controller which can perform the protocol conversion between IP Packets and ATM Cells, which is especially suitable for ADSL modem and it includes high performance MIPS™ based 64bit RISC processor VR4120A CPU core, ATM Cell Processor, Ethernet Controller, USB controller Block, UTOPIA2 interface and SDRAM interface.

* 1.1 Features

- Includes high performance MIPS based 64-bit RISC processor VR4120A
- Can perform RTOS and network middleware (M/W) on the chip
- Includes interface for PROM and flash ROM used for storing boot program
- Includes 32-bit RISC controller, as ATM Cell processor
- Software SAR processing by RISC controller affords flexibility for specification update
- Supports CBR/VBR/UBR service classes •
- Includes 2-channel 10/100Mbps Ethernet controller compliant to IEEE802.3, IEEE 802.3u and IEEE802.3x
- Can directly connect external Ethernet PHY device through 3.3V MII interface
- Includes USB full speed function controller compliant to USB specification 1.1 •
- Supports operation conforming to the USB Communication Device Class Specification
- Can directly connect 64-Mbit and 128-Mbit SDRAM as external memory •
- Includes 8-bit 33 MHz UTOPIA level 2 interface compliant to ATM Forum af-phy-0039 •
- Includes boundary scan function (JTAG) compliant to IEEE 1149.1
- Includes UART/Micro Wire interface
- · Includes 2ch general purpose timers
- Using advanced CMOS technology
- Supply Voltage 2.5 V (core)/3.3 V (I/O)
- Package 352-pin T-BGA

1.2 Ordering Information

Part Number

Package

μPD98501N7-F6


352-pin Tape BGA (Heat spread type) (35×35)




1.3 System Configuration

The μ PD98501 The can perform bridging and routing function between ADSL/ATM interface and USB/Ethernet interface and provides this function in a single chip. By selecting user interface, examples of system configuration will be realized as shown below. USB and Ethernet functions will exclusively operate each other.





Example2. ADSL ROUTER






1.4 Block Diagram (Summary)



Figure 1-2. Block Diagram of the µPD98501





★ 1.5 Block Diagram (Detail)


1.5.1 VR4120A RISC processor core

We will support real-time OS running on high performance RISC processor V_R4120A core and can perform network protocols (TCP/IP, PPP, SNMP, HTTP etc) to realize ADSL router and modem. Middlewares including RTOS will be loaded to SDRAM from external PROM and Flash ROM and by setting write protected area for such a area, high speed processing will be realized together with large size instruction cache.

Features of VR4120A RISC Processor Core are as follows;

- MIPS/I/II/III instruction set will be supported (FPU, LL, LLD, SC, SCD instruction will be excluded)
- · Realize high speed processing of application by supporting high speed multiply and accumulate function
- Includes Large size cache memory (Instruction:16 Kbytes, Data:8 Kbytes)
- · Supports up to 1T byte virtual address space by using full associative TLB
- Implements switching function between Big-Endian and Little-Endian

Figure 1-3. Block Diagram of the VR4120A RISC Processor



VR4120A RISC Processor Core

SysAD Bus



1.5.2 IBUS

The IBUS is a 32-bit, 66-MHz high-speed on-chip bus which enables interconnection between itself and IBUS(64bit bus).

The IBUS supports the following bus protocols;

- Single read/write transfer
- Burst read/write transfer
- Slave lock
- Retry and disconnect
- Bus parking




Figure 1-4. Block Diagram of IBUS

(Using MUX Bus Arrangement)



1.5.3 System controller

System controller is μ PD98501's internal system controller. System controller provides bridging function among the V_R4120A System Bus "SysAD", NEC original high speed on-chip bus "IBUS" and memory bus for SDRAM/PROM/FLASH.

Features of System controller are as follows;

- Implements 4-word prefetch FIFO buffer between SysAD and Memory
- Implements 32-bit × 64-word FIFO buffer for each TX and RX to IBUS
- Implements 32-bit × 4-word FIFO buffer for each TX and RX to HBUS
- Provides bus bridging function among SysAD bus and IBUS (internal bus) and MEMORY
- · Supports Endian Converting function on SysAD bus
- Can directly connect 64-Mbit/128-Mbit SDRAM (MAX. 32 MBytes) and PROM/FLASH (MAX. 8 MBytes) memory
- Supports all VR4120A bus cycles at 66MHz or 100MHz
- PROM/FLASH data signals multiplexed on SDRAM data signals
- Supports 266 MB/sec (32 bits @66 MHz) bursts on IBUS
- Generates NMI and INT
- Supports NS16550 compatible Universal Asynchronous Receiver/Transmitter (UART)
- Supports separated 2ch Timer
- Supports Deadmans Switch Unit (Watch Dog Timer)
- Supports Micro Wire interface




Figure 1-5. Block Diagram of System Controller




★ 1.5.4 ATM cell processor

By using NEC proprietary 32-bit controller, we will realize ATM Cell processor Unit. ATM Cell processing by firmware realizes more flexibility than before.

Features of ATM Cell Processor are as follows;

- Realize software SAR function by using 32-bit RISC controller (76MIPS @66 MHz)
- Firmware is downloaded from external memory to Instruction Cache
- Supports 64VCs
- Supports UTOPIA level 2 (including management interface) as PHY layer interface
- Supports processing AAL2, AAL5, Raw cell (AAL0) and F5 OAM cells
- Supports 4 service classes (CBR, VBR, UBR)
- Supports up to 50 Mbps Cell speed together with upstream and downstream
- Supports fine grain ATM cell shaping in 1 cell/sec granularity on per VC basis








1.5.5 Ethernet controller

Ethernet Controller supports 2-channel 10 Mbps/100 Mbps Ethernet MAC (Media Access Control) function and MII (Media Independent Interface) function

Features of Ethernet Controller are as follows;

- Supports 10M/100M Ethernet MAC function compliant to IEEE802.3 and IEEE802.3u
- Supports 3.3V MII compliant to IEEE802.3u
- Supports full duplex operation for both 100Mbps and 10Mbps
- Supports flow control function compliant to IEEE802.3x/D3.2
- Implements 256-Byte FIFO buffer for each TX and RX
- · Implements address filtering functions for unicast/multicast/broadcast
- Implements MIB counters for network management (MIB II, Ether-like MIB, IEEE802.3LME are supported)
- Implements local DMA controller with individual DMA channels for each TX and RX

Figure 1-7. Block Diagram of Ethernet Controller



Ethernet Controller




1.5.6 USB controller

USB Controller provides Full Speed Function device function defined in Universal Serial Bus. Features of USB Controller are as follows;

- Compliant to Universal Serial Bus Specification Rev1.1
- Supports Device class function by software running on VR4120A core
- Performs 12 Mbps Full Speed USB function device (Hub function will be not supported)
- Can handle Suspend, Resume and Wake-up management signaling
- Supports Remote Wake-up.
- Implements 7 kinds of endpoints (Control, Interrupt IN/OUT, Isochronous IN/OUT, Bulk IN/OUT)
- Implements 64 Bytes FIFO buffer used for Control transfer for TX
- Implements 128 Bytes FIFO buffer used for Isochronous transfer for TX
- Implements 128 Bytes FIFO buffer used for Bulk transfer for TX
- Implements 64 Bytes FIFO buffer used for Interrupt transfer for TX
- Implements 128 Bytes shared FIFO buffer used for Control/Isochronous/Bulk/Interrupt transfer for RX
- Implements local DMAC(DMA controller) block
- Can directly connect USB connector through USB dedicated I/O buffer

Figure 1-8. Block Diagram of USB Controller





1.6 Pin Configuration (Bottom View)

• 352-pin Tape BGA (Heat spread type) (35 \times 35) μ PD98501N7-F6



Pin Name

Pin No.	Pin Name P	Pin No.	Pin Name	Pin No.	Pin Name		Pin No.	Pin Name	Pin No.	Pin Name
A01		:01	SCLK	E01	EVDD		23	UMD0	V01	SMA6
A01 A02		:02	CLKSL	E02	PSDVD		23 24	IC-PUp	V01 V02	SMA5
A02 A03		,02 ;03	IC-PDn	E02 E03	PSAGND		24 25	GND	V02 V03	IVDD
A03 A04		,03 ;04	PUMD	E03	GND		25 26	IVDD	V03 V04	GND
		,04 ;05	PUAVD	E04 E23	IVDD		-	SMD16	V04 V23	MI2RD1
A05 A06		,05 ;06	IC-PDn	E23 E24	UMAD4		101 102	SMD16 SMD17	V23 V24	MI2RD1
A06 A07		06 07	IC-PDn IC-PDn	E24 E25	UMAD2		102	IVDD	V24 V25	
					EVDD			GND		MI2MD
A08		800	USBDP	E26			104	-	V26	MI2RDV
A09	· · · · · · · · · · · · · · · · · · ·	09	IC-PDnR	F01	SRMCS_B		123	IC-PUpR	W01	SMA4
A10	├──── ╏ ┣──	10	IVDD	F02	SRMOE_B		124	IC-PUpR	W02	SMA3
A11		11	UDRCLV	F03	PSTBY		125	IC-PUpR	W03	GND
A12		12	UDRD6	F04	PSMD		126	IC-PUpR	W04	SMA2
A13	├──── ╏ ┣──	:13	UDRD3	F23	UMAD1		101	SMA19	W23	IVDD
A14		:14	UDRD0	F24	UMAD0		102	SMA20	W24	MI2MCLK
A15		15	UDRCLK	F25	IC-PUpR		103	GND	W25	MI2RD3
A16		16	GND	F26	IC-PUpR		104	EVDD	W26	MI2RD2
A17		17	UDTAD4	G01	SMD30		123	IC-PUpR	Y01	SMA1
A18		18	UDTAD1	G02	SMD31		124	IC-PUpR	Y02	EVDD
A19		:19	UDTD7	G03	IVDD		125	IC-PUpR	Y03	SMA0
A20		20	UDTD4	G04	GND		126	IC-PUpR	Y04	SDCKE1
A21		21	IVDD	G23	IC-PUpR		01	SMA18	Y23	GND
A22		22	UMRDY_B	G24	IC-PUpR		02	SMA17	Y24	IC-PDnR
A23		23	UMRD_B	G25	IC-PUpR		03	SMA16	Y25	IC-PDnR
A24		24	EVDD	G26	IC-PUpR		04	SMA15	Y26	GND
A25		25	UMAD7	H01	SMD27		23	MI2TD1	AA01	IVDD
A26		26	GND	H02	GND		24	MI2TD0	AA02	GND
B01		01	PSAVD	H03	SMD28		25	IVDD	AA03	SDCLK1
B02	· · · · · · · · · · · · · · · · · · ·	02	PSDGND	H04	SMD29		26	GND	AA04	SDCS_B
B03	· · · · · · · · · · · · · · · · · · ·	03	GND	H23	IC-PUpR		R01	SMA14	AA23	EVDD
B04		04	IC-PDn	H24	IC-PUpR		802	EVDD	AA24	MITD1
B05		05	USBCLK	H25	UMD7		803	SMA13	AA25	MITD0
B06		06	IC-PDn	H26	GND		804	SMA12	AA26	IVDD
B07		07	IC-Open	J01	IVDD		123	MI2TCLK	AB01	SDRAS_B
B08		800	USBDM	J02	GND	R	824	MI2COL	AB02	SDCAS_B
B09	IC-Open D	09	IC-PDnR	J03	SMD25	R	125	MI2TD3	AB03	EVDD
B10	GND D	10	GND	J04	SMD26	R	826	MI2TD2	AB04	SDCLK0
B11)11	UDRE_B	J23	IVDD	ΙT	01	SMA11	AB23	GND
B12		12	UDRD7	J24	UMD6		02	IVDD	AB24	MICRS
B13		13	UDRD4	J25	UMD5		03	GND	AB25	MITD3
B14		14	UDRAD4	J26	UMD4		04	SMA10	AB26	MITD2
B15		15	UDRAD1	K01	SMD22		23	MI2TER	AC01	SDWE_B
B16		16	UDTCLV	K02	SMD23		24	MI2CRS	AC02	SDCKE0
B17		17	EVDD	K03	EVDD		25	IVDD	AC03	SMD15
B18		18	IVDD	K04	SMD24	Т	26	GND	AC04	SMD10
B19		19	UDTD6	K23	UMD3		J01	SMA9	AC05	SMD6
B20	EVDD D	20	UDTD3	K24	EVDD	U	102	SMA8	AC06	EVDD
B21	UDTD2 D	21	GND	K25	UMD2	U	103	SMA7	AC07	SMD1
B22	UDTD1 D	22	GND	K26	UMD1	U	104	EVDD	AC08	EXNMI_B
B23	UMSL_B D	23	UMAD10	L01	SMD18	U	J23	MI2TE	AC09	POM5
B24	UMWR_B D	24	UMAD6	L02	SMD19	U	J24	MI2RCLK	AC10	POM2
B25	UMAD9 D	25	UMAD5	L03	SMD20	U	J25	EVDD	AC11	POM0
B26	UMAD8 D	26	UMAD3	L04	SMD21	U	126	MI2RER	AC12	URSDI



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
AC13	EVDD	AD10	IVDD	AE07	GND	AF04	SMD5
AC14	IC-Open *	AD11	URCLK	AE08	ENDCEN	AF05	SMD7
AC15	EVDD	AD12	URDSR_B/MWDO	AE09	POM6	AF06	SMD0
AC16	GND	AD13	URRTS_B/MWDI	AE10	POM3	AF07	RST_B
AC17	IC-PUpR *	AD14	IVDD	AE11	GND	AF08	EVDD
AC18	JRSTB_B	AD15	IC-Open *	AE12	URDCD_B/MWCS	AF09	POM4
AC19	JDO	AD16	IC-PDn *	AE13	URDTR_B	AF10	POM1
AC20	IC-PDn	AD17	IC-Open *	AE14	GND	AF11	IVDD
AC21	ROMSEL0	AD18	IC-Open *	AE15	IC-Open *	AF12	URCTS_B/MWSK
AC22	MIRD2	AD19	JMS	AE16	IC-PUpR *	AF13	URSDO
AC23	GND	AD20	EVDD	AE17	IC-PUpR *	AF14	IC-PDn
AC24	MITER	AD21	ROMSEL1	AE18	BIG	AF15	IC-Open *
AC25	MITCLK	AD22	MIMCLK	AE19	IVDD	AF16	IC-Open *
AC26	MICOL	AD23	MIRD0	AE20	JCK	AF17	IVDD
AD01	GND	AD24	MIMD	AE21	IC-PDn	AF18	IC-PUpR *
AD02	SMD11	AD25	MIRER	AE22	IC-PDn	AF19	GND
AD03	SMD14	AD26	IVDD	AE23	MIRD3	AF20	JDI
AD04	SMD8	AE01	IVDD	AE24	IVDD	AF21	SSEL
AD05	GND	AE02	GND	AE25	MIRCLK	AF22	IC-PDn
AD06	SMD4	AE03	EVDD	AE26	MITE	AF23	GND
AD07	IVDD	AE04	SMD9	AF01	GND	AF24	MIRD1
AD08	EXINT_B	AE05	SMD3	AF02	SMD13	AF25	GND
AD09	POM7	AE06	SMD2	AF03	SMD12	AF26	MIRDV

Special pin name description:

IC-PDn: Pull Down

IC-PDnR: Pull Down with Resistor

IC-PUp: Pull Up

IC-PUpR: Pull Up with Resistor



1.7 Pin Function

Symbol of I/O column indicates following status in this section.

- I :Input
- O :Output
- I/O :Bidirection
- I/OZ :Bidirection (Include Hi-Z state)
- I/OD :Bidirection (Open drain output)
- OZ :Output (Include Hi-Z state)
- OD :Output (Open drain)

★ 1.7.1 Power Supply

Pin Name	Pin No.	I/O	Active Level	Function
GND	A03, A05, AB23, AC16, AC23, AD01, AE02, AE07, AE14, AF01, AF19, AF23, C16, C26, D10, D21, D22, E04, G04, H02, H26, P26, T03, T26, W03, Y23, Y26, A19, AA02, AD05, AE11, AF25, B07, B10, B14, D03, J02, L25, M04, N03, V04			GND (0 V)
IVDD	A02, A10, A14, AA01, AA26, AD14, AE24, AF11, B16, D18, E23, J01, J23, L26, M03, P25, V03, A11, AD07, AD10, AD26, AE01, AE19, AF17, C10, C21, G03, T02, T25, W23			Internal logic core power supply (+2.5 V)
EVDD	A07, A12, AA23, AB03, AC06, AC13, AC15, AD20, AE03, AF08, B08, B20, C24, E01, E26, K24, N04, R02, U04, U25, Y02, A06, D17, K03			External (I/O) power supply (+3.3 V)

1.7.2 System PLL power supply

	Pin Name	Pin No.	I/O	Active Level	Function	
	PSAGND	E03			Analog ground (0 V)	
*	PSAVD	D01			Analog power supply (+2.5 V)	
	PSDGND	D02			Digital ground (0 V)	
*	PSDVD	E02			Digital power supply (+2.5 V)	



1.7.3 USB PLL power supply

	Pin Name	Pin No.	I/O	Active Level	Function
	PUAGND	A04			Analog ground (0 V)
*	PUAVD	C05			Analog power supply (+2.5 V)
	PUDGND	B05			Digital ground (0 V)
*	PUDVD	B04			Digital power supply (+2.5 V)

1.7.4 System control interface

	Pin Name	Pin No.	I/O	Active Level	Function
	SCLK	C01	Ι		System clock (33 MHz)
	CLKSL	C02	Ι		Clock select (L: 100 MHz/H: 66 MHz)
*	PSMD_B	F04	Ι	L	System PLL mode control input (L: normal, H: through) Note
*	PSTBY	F03	Ι	Н	System PLL standby mode control input (L: active, H: standby)
*	PUMD_B	C04	I	L	USB PLL mode control (L: normal, H: through) Note
*	PUSTBY	B06	Ι	Н	USB PLL standby mode control (L: active, H: standby)
	BIG	AE18	Ι	Н	V⊧4120A big endian mode
	ENDCEN	AE08	I		Endian conversion enable
	EXINT_B	AD08	Ι	L	External interrupt
	EXNMI_B	AC08	Ι	L	External non-maskable interrupt
	RST_B	AF07	Ι	L	System reset
	ROMSEL0, ROMSEL1	AC21, AD21	-		ROM access bus width (ROMSEL1/0 = L/L: 32-bit, L/H: 16-bit, H/L: 8-bit)
	SSEL	AF21	I		UART/Micro Wire Select (L: UART, H: Micro Wire)

Note PSMD_B and PUMD_B pins shall be connected to GND.



1.7.5 Memory interface

Pin Name	Pin No.	I/O	Active Level	Function
SDCLK0, SDCLK1	AB04, AA03	0		SDRAM clock
SDCKE0, SDCKE1	AC02, Y04	0	Н	SDRAM clock enable
SDCS_B	AA04	0	L	SDRAM chip select
SDRAS_B	AB01	0	L	SDRAM row address strobe
SDCAS_B	AB02	0	L	SDRAM column address strobe
SDWE_B	AC01	0	L	SDRAM/PROM/FLASH write enable
SRMCS_B	F01	0	L	PROM/FLASH chip select
SRMOE_B	F02	0	L	PROM/FLASH output enable
SMA0 - SMA20	Y03, Y01, W04, W02, W01, V02, V01, U03, U02, U01, T04, T01, R04, R03, R01, P04, P03, P02, P01, N01, N02	0		Memory address
SMD0-SMD31	AF06, AC07, AE06, AE05, AD06, AF04, AC05, AF05, AD04, AE04, AC04, AD02, AF03, AF02, AD03, AC03, M01, M02, L01, L02, L03, L04, K01, K02, K04, J03, J04, H01, H03, H04, G01, G02	I/O		Memory data

1.7.6 ATM interface

1.7.6.1 UTOPIA management interface

Pin Name	Pin No.	I/O	Active Level	Function
UMMD	A26	0		Management mode select
UMINT_B	A24	I	L	Interrupt from PHY
UMRD_B	C23	0	L	Management read enable
UMRDY_B	C22	I	L	Management data ready
UMRST_B	A22	0	L	PHY reset
UMSL_B	B23	0	L	PHY select
UMWR_B	B24	0	L	Management write enable
UMAD0 - UMAD11	F24, F23, E25, D26, E24, D25, D24, C25, B26, B25, D23, A25	0		PHY address
UMD0 - UMD7	L23, K26, K25, K23, J26, J25, J24, H25	I/O		Management data



1.7.6.2 UTOPIA data interface

Pin Name	Pin No.	I/O	Active Level	Function
UDRCLK	C15	0		Receive clock
UDRCLV	C11	I	н	Receive cell available
UDRE_B	D11	0	L	Receive enable
UDRSC	B11	I	Н	Receive cell start
UDRAD0 - UDRAD4	A16, D15, B15, A15, D14	0		Receive PHY address
UDRD0 - UDRD7	C14, A13, B13, C13, D13, B12, C12, D12	I		Receive data
UDTCLK	A21	0		Transmit clock
UDTCLV	D16	I	н	Transmit Cell Available
UDTE_B	A17	0	L	Transmit enable
UDTSC	B17	0	н	Transmit Cell start position
UDTAD0 - UDTAD4	B19, C18, B18, A18, C17	0		Transmit PHY address
UDTD0 - UDTD7	A23, B22, B21, D20, C20, A20, D19, C19	0		Transmit data



1.7.7 Ethernet interface

	Pin Name	Pin No.	I/O	Active Level	Function
*	MIRCLK	AE25	Ι		MII - Receive clock (2.5 MHz/25 MHz)
	MIMCLK	AD22	0		MII - Management clock
	MIMD	AD24	I/O		MII - Management
	MICOL	AC26	Ι		MII - Collision
	MICRS	AB24	I		MII - Carrier sense
	MIRDV	AF26	-		MII - Receive data valid
	MIRER	AD25	-		MII - Receive error
	MIRD0 - MIRD3	AD23, AF24, AC22, AE23	I		MII - Receive data
*	MITCLK	AC25	Ι		MII - Transmit clock (2.5 MHz/25 MHz)
	MITE	AE26	0		MII - Transmit enable
	MITER	AC24	0		MII - Transmit error
	MITD0 - MITD3	AA25, AA24, AB26, AB25	0		MII - Transmit data

1.7.7.1 Ethernet interface (Channel 1)

1.7.7.2 Ethernet interface (Channel 2)

	Pin Name	Pin No.	I/O	Active Level	Function
*	MI2RCLK	U24	I		MII - Receive clock (2.5 MHz/25 MHz)
	MI2MCLK	W24	0		MII - Management clock
	MI2MD	V25	I/O		MII - Management
	MI2COL	R24	I		MII - Collision
	MI2CRS	T24	I		MII - Carrier sense
	MI2RDV	V26	I		MII - Receive data valid
	MI2RER	U26	I		MII - Receive error
	MI2RD0 - MI2RD3	V24, V23, W26, W25	I		MII - Receive data
*	MI2TCLK	R23	I		MII - Transmit clock (2.5 MHz/25 MHz)
	MI2TE	U23	0		MII - Transmit enable
	MI2TER	T23	0		MII - Transmit error
	MI2TD0 - MI2TD3	P24, P23, R26, R25	0		MII - Transmit data



1.7.8 USB interface

+
~

	Pin Name	Pin No.	I/O	Active Level	Function
ł	USBCLK	D05	Ι		External USB clock (12 MHz)
	USBDM	D08	I/O		USB data (-)
	USBDP	C08	I/O		USB data (+)

1.7.9 UART/Micro Wire interface

	Pin Name	Pin No.	I/O	Active Level	Function
*	URCLK	AD11	Ι		UART external clock (18.432 MHz)
	URSDO	AF13	0		UART serial data output
	URSDI	AC12	I		UART serial data input
	URDTR_B	AE13	0	L	UART data terminal ready
	URRTS_B	AD13	0	L	UART data request to send
	/MWDI		Ι		Micro Wire data in
	URCTS_B	AF12	I	L	UART clear to send
	/MWSK		0		Micro Wire SK
	URDCD_B	AE12	I	L	UART data carrier detect
	/MWCS		0		Micro Wire chip select
	URDSR_B	AD12	Ι	L	UART data set ready
	/MWDO		0		Micro Wire data out

Remark For the function multiplexed pins (AD13, AF12, AE12, AD12), function is determined as follows.

SSEL = L: UART operation mode

SSEL = H: Micro Wire operation mode

1.7.10 Parallel port interface

Pin Name	Pin No.	I/O	Active Level	Function
POM0 - POM7	AC11, AF10, AC10, AE10, AF09, AC09, AE09, AD09	0		Parallel port signal output

1.7.11 Boundary scan interface

Pin Name	Pin No.	I/O	Active Level	Function
JCK	AE20	I		B-SCAN clock
JDI	AF20	I		B-SCAN input-data
JDO	AC19	OZ		B-SCAN output-data
JMS	AD19	I		B-SCAN mode select
JRSTB_B	AC18	Ι	L	B-SCAN reset



* 1.7.12 I.C. - Open

Pin Name	Pin No.	I/O	Active Level	Function
IC-Open	A09, B09, A01, B02, D07, B03, AC14, AD15, AD17, AD18, AE15, AF15, AF16	0		Leave open

* 1.7.13 I.C. - Pull Down

Pin Name	Pin No.	I/O	Active Level	Function
IC-PDn	AF22, C03, B01, D04, C06, D06, C07, AE21, AC20, AD16, AE22, AF14	I		Connect to GND

★ 1.7.14 I.C. - Pull Down with Resistor

Pin Name	Pin No.	I/O	Active Level	Function
IC-PDnR	C09, D09, Y24, Y25, AE16	I/O		Connect to GND via pull-down resistor

* 1.7.15 I.C. - Pull Up

Pin Name	Pin No.	I/O	Active Level	Function
IC-PUp	L24	I		Connect to EVDD

★ 1.7.16 I.C. - Pull Up with Resistor

Pin Name	Pin No.	I/O	Active Level	Function
IC-PUpR	A08, H24, H23, G26, G25, G24, G23, F26, F25, N26, N25, N24, N23, M26, M25, M23, M24, AC17, AE17, AF18	I/O		Connect to EVDD via pull-up resistor



1.8 I/O Register Map

(1) ATM Cell Processor (ATM) (Base Address = 1001_0000H)

Core	Offset	Register Length (Byte)	Name	Access by V _R 4120A	Description
ATM	F000H	4	A_GMR	R/W	General Mode Register
ATM	F004H	4	A_GSR	R	General Status Register
ATM	F008H	4	A_IMR	R/W	Interrupt Mask Register
ATM	F00CH	4	A_RQU	R	Receive Queue Underrunning
ATM	F010H	4	A_RQA	R	Receive Queue Alert
ATM	F014H	-	N/A	-	Reserved for future use
ATM	F018H	4	A_VER	R	Version Number
ATM	F01CH	-	N/A	-	Reserved for future use
ATM	F020H	4	A_CMR	R/W	Command Register
ATM	F024H	-	N/A	-	Reserved for future use
ATM	F028H	4	A_CER	R/W	Command Extension Register
ATM	F02CH-F04CH	-	N/A	-	Reserved for future use
ATM	F050H	4	A_MSA0	R/W	Mailbox0 Start Address
ATM	F054H	4	A_MSA1	R/W	Mailbox1 Start Address
ATM	F058H	4	A_MSA2	R/W	Mailbox2 Start Address
ATM	F05CH	4	A_MSA3	R/W	Mailbox3 Start Address
ATM	F060H	4	A_MBA0	R/W	Mailbox0 Bottom Address
ATM	F064H	4	A_MBA1	R/W	Mailbox1 Bottom Address
ATM	F068H	4	A_MBA2	R/W	Mailbox2 Bottom Address
ATM	F06CH	4	A_MBA3	R/W	Mailbox3 Bottom Address
ATM	F070H	4	A_MTA0	R/W	Mailbox0 Tail Address
ATM	F074H	4	A_MTA1	R/W	Mailbox1 Tail Address
ATM	F078H	4	A_MTA2	R/W	Mailbox2 Tail Address
ATM	F07CH	4	A_MTA3	R/W	Mailbox3 Tail Address
ATM	F080H	4	A_MWA0	R/W	Mailbox0 Write Address
ATM	F084H	4	A_MWA1	R/W	Mailbox1 Write Address
ATM	F088H	4	A_MWA2	R/W	Mailbox2 Write Address
ATM	F08CH	4	A_MWA3	R/W	Mailbox3 Write Address
ATM	F090H	4	A_RCC	R	Valid Receiving Cell Counter
ATM	F094H	4	A_TCC	R	Valid Transmitting Cell Counter
ATM	F098H	4	A_RUEC	R	Receive Unprovisioned VPI/VCI Error Cell Counter
ATM	F09CH	4	A_RIDC	R	Receiving Internal Discarded Cell Counter
ATM	F0A0H-F0BCH	-	N/A	-	Reserved for future use
ATM	F0C0H	4	A_T1R	R/W	T1 Timer Register
ATM	F0C4H	-	N/A	-	Reserved for future use
ATM	F0C8H	4	A_TSR	R/W	Time Stamp Register
ATM	F200H-F2FCH	-	N/A	-	Can not access from V _R 4120A RISC Core.
ATM	F300H	4	A_IBBAR	R/W	IBUS Base Address Register



					(2/2)
Core	Offset	Register Length (Byte)	Name	Access by VR4120A	Description
ATM	F304H	4	A_INBAR	R/W	Instruction Base Address Register
ATM	F308H- F31CH	-	N/A	-	Reserved for future use
ATM	F320H	4	A_UMCMD	R/W	UTOPIA Management Interface Command Register
ATM	F324H- F3FCH	-	N/A	-	Reserved for future use
ATM	F400H-F4FCH	-	N/A	-	Can not access from VR4120A RISC Core.
ATM	F500H-FFFCH	-	N/A	-	Reserved for future use

(2) Ethernet Controller (Ether) #1, #2 (n = 1, 2) (Base Address = 1000_2000H, 1000_3000H)

Ethernet Controller (Ether) #1 (n = 1): Base Address = 1000_2000H Ethernet Controller (Ether) #2 (n = 2): Base Address = 1000_3000H

Core	Offset	Register Length (Byte)	Name	Access by V _R 4120A	Description
Ether	00H	4	En_MACC1	R/W	MAC configuration register 1
Ether	04H	4	En_MACC2	R/W	MAC configuration register 2
Ether	08H	4	En_IPGT	R/W	Back-to-Back IPG register
Ether	0CH	4	En_IPGR	R/W	Non Back-to-Back IPG register
Ether	10H	4	En_CLRT	R/W	Collision register
Ether	14H	4	En_LMAX	R/W	Max packet length register
Ether	18H-1CH	-	N/A	-	Reserved for future use
Ether	20H	4	En_RETX	R/W	Retry count register
Ether	24H-50H	-	N/A	-	Reserved for future use
Ether	54H	4	En_LSA2	R/W	Station Address register 2
Ether	58H	4	En_LSA1	R/W	Station Address register 1
Ether	5CH	4	En_PTVR	R	Pause timer value read register
Ether	60H	-	N/A	-	Reserved for future use
Ether	64H	4	En_VLTP	R/W	VLAN type register
Ether	80H	4	En_MIIC	R/W	MII configuration register
Ether	84H-90H	-	N/A	-	Reserved for future use
Ether	94H	4	En_MCMD	W	MII command register
Ether	98H	4	En_MADR	R/W	MII address register
Ether	9CH	4	En_MWTD	R/W	MII write data register
Ether	A0H	4	En_MRDD	R	MII read data register
Ether	A4H	4	En_MIND	R	MII indicator register
Ether	A8H-C4H	-	N/A	-	Reserved for future use
Ether	ССН	4	En_HT1	R/W	Hash table register 1
Ether	D0H	4	En_HT2	R/W	Hash table register 2
Ether	D4H-D8H	-	N/A	-	Reserved for future use
Ether	DCH	4	En_CAR1	R/W	Carry register 1
Ether	E0H	4	En_CAR2	R/W	Carry register 2
Ether	E4H-12CH	-	N/A	-	Reserved for future use
Ether	130H	4	En_CAM1	R/W	Carry mask register 1
Ether	134H	4	En CAM2	R/W	Carry mask register 2



Core	Offset	Register Length (Byte)	Name	Access by V _R 4120A	(2/3) Description
Ether	138H-13CH	-	N/A	-	Reserved for future use
Ether	140H	4	En_RBYT	R/W	Receive Byte Counter
Ether	144H	4	En_RPKT	R/W	Receive Packet Counter
Ether	148H	4	En_RFCS	R/W	Receive FCS Error Counter
Ether	14CH	4	En_RMCA	R/W	Receive Multicast Packet Counter
Ether	150H	4	En_RBCA	R/W	Receive Broadcast Packet Counter
Ether	154H	4	En_RXCF	R/W	Receive Control Frame Packet Counter
Ether	158H	4	En_RXPF	R/W	Receive PAUSE Frame Packet Counter
Ether	15CH	4	En_RXUO	R/W	Receive Unknown OP code Counter
Ether	160H	4	En_RALN	R/W	Receive Alignment Error Counter
Ether	164H	4	En_RFLR	R/W	Receive Frame Length Out of Range Counter
Ether	168H	4	En_RCDE	R/W	Receive Code Error Counter
Ether	16CH	4	En_RFCR	R/W	Receive False Carrier Counter
Ether	170H	4	En_RUND	R/W	Receive Undersize Packet Counter
Ether	174H	4	En_ROVR	R/W	Receive Oversize Packet Counter
Ether	178H	4	En_RFRG	R/W	Receive Error Undersize Packet Counter
Ether	17CH	4	En_RJBR	R/W	Receive Error Oversize Packet Counter
Ether	180H	4	En_R64	R/W	Receive 64 Byte Frame Counter
Ether	184H	4	En_R127	R/W	Receive 65 to 127 Byte Frame Counter
Ether	188H	4	En_R255	R/W	Receive 128 to 255 Byte Frame Counter
Ether	18CH	4	En_R511	R/W	Receive 256 to 511 Byte Frame Counter
Ether	190H	4	En_R1K	R/W	Receive 512 to 1023 Byte Frame Counter
Ether	194H	4	En_RMAX	R/W	Receive Over 1023 Byte Frame Counter
Ether	198H	4	En_RVBT	R/W	Receive Valid Byte Counter
Ether	1C0H	4	En_TBYT	R/W	Transmit Byte Counter
Ether	1C4H	4	En_TPCT	R/W	Transmit Packet Counter
Ether	1C8H	4	En_TFCS	R/W	Transmit CRC Error Packet Counter
Ether	1CCH	4	En_TMCA	R/W	Transmit Multicast Packet Counter
Ether	1D0H	4	En_TBCA	R/W	Transmit Broadcast Packet Counter
Ether	1D4H	4	En_TUCA	R/W	Transmit Unicast Packet Counter
Ether	1D8H	4	En_TXPF	R/W	Transmit PAUSE control Frame Counter
Ether	1DCH	4	En_TDFR	R/W	Transmit Single Deferral Packet Counter
Ether	1E0H	4	En_TXDF	R/W	Transmit Excessive Deferral Packet Counter
Ether	1E4H	4	En_TSCL	R/W	Transmit Single Collision Packet Counter
Ether	1E8H	4	En_TMCL	R/W	Transmit Multiple collision Packet Counter
Ether	1ECH	4	En_TLCL	R/W	Transmit Late Collision Packet Counter
Ether	1F0H	4	En_TXCL	R/W	Transmit Excessive Collision Packet Counter
Ether	1F4H	4	En_TNCL	R/W	Transmit Total Collision Counter
Ether	1F8H	4	En_TCSE	R/W	Transmit Carrier Sense Error Counter
Ether	1FCH	4	En_TIME	R/W	Transmit Internal MAC Error Counter
Ether	200H	4	En_TXCR	R/W	Transmit Configuration Register
Ether	204H	4	En_TXFCR	R/W	Transmit FIFO Control Register
Ether	208H	4	En_TXDTR	W	Transmit Data Register



Core	Offset	Register Length (Byte)	Name	Access by V _R 4120A	Description
Ether	20CH	4	En_TXSR	R	Transmit Status Register
Ether	210H	4	N/A	-	Reserved for future use
Ether	214H	4	En_TXDPR	R/W	Transmit Descriptor Register
Ether	218H	4	En_RXCR	R/W	Receive Configuration Register
Ether	21CH	4	En_RXFCR	R/W	Receive FIFO Control Register
Ether	220H	4	En_RXDTR	R	Receive Data Register
Ether	224H	4	En_RXSR	R	Receive Status Register
Ether	228H	4	N/A	-	Reserved for future use
Ether	22CH	4	En_RXDPR	R/W	Receive Descriptor Register
Ether	230H	4	En_RXPDR	R/W	Receive Pool Descriptor Register
Ether	234H	4	En_CCR	R/W	Configuration Register
Ether	238H	4	En_ISR	RC	Interrupt Service Register
Ether	23CH	4	En_MSR	R/W	Mask Service Register
Ether	240H-FFCH	-	N/A	-	Reserved for future use

(3) System Controller (SYSCNT) (Base Address = 1000_0000H)

Core	Offset	Register Length (Byte)	Name	Access by V _R 4120A	Description
SYSCNT	00H	4	S_GMR	R/W	General Mode Register
SYSCNT	04H	4	S_GSR	R	General Status Register
SYSCNT	08H	4	S_ISR	RC	Interrupt Status Register
SYSCNT	0CH	4	S_IMR	W	Interrupt Mask Register
SYSCNT	10H	4	S_NSR	R	NMI Status Register
SYSCNT	14H	4	S_NER	R/W	NMI Enable Register
SYSCNT	18H	4	S_VER	R	Version Register
SYSCNT	1CH	4	S_IOR	R/W	IO Port Register
SYSCNT	20H-2CH	-	N/A	-	Reserved for future use
SYSCNT	30H	4	S_WRCR	W	Warm Reset Control Register
SYSCNT	34H	4	S_WRSR	R	Warm Reset Status Register
SYSCNT	38H	4	S_PWCR	W	Power Control Register
SYSCNT	3CH	4	S_PWSR	R	Power Control Status Register
SYSCNT	40H-48H	-	N/A	-	Reserved for future use
SYSCNT	4CH	4	S_ITCNTR	R/W	IBUS Timeout Timer Control Register
SYSCNT	50H	4	S_ITSETR	R/W	IBUS Timeout Timer Set Register
SYSCNT	54H-7CH	-	N/A	-	Reserved for future use
SYSCNT	80H	4	UARTDLL	R/W	UART, Divisor Latch LSB Register [DLAB=1]
SYSCNT	80H	4	UARTRBR	R	UART, Receiver Buffer Register [DLAB=0,READ]
SYSCNT	80H	4	UARTTHR	W	UART, Transmitter Holding Register [DLAB=0,WRITE]
SYSCNT	84H	4	UARTDLM	R/W	UART, Divisor Latch MSB Register [DLAB=1]
SYSCNT	84H	4	UARTIER	R/W	UART, Interrupt Enable Register [DLAB=0]
SYSCNT	88H	4	UARTFCR	W	UART, FIFO control Register [WRITE]
SYSCNT	88H	4	UARTIIR	R	UART, Interrupt ID Register [READ]
SYSCNT	8CH	4	UARTLCR	R/W	UART, Line control Register



					(2/2)
Core	Offset	Register Length (Byte)	Name	Access by VR4120A	Description
SYSCNT	90H	4	UARTMCR	R/W	UART, Modem Control Register
SYSCNT	94H	4	UARTLSR	R/W	UART, Line status Register
SYSCNT	98H	4	UARTMSR	R/W	UART, Modem Status Register
SYSCNT	9CH	4	UARTSCR	R/W	UART, Scratch Register
SYSCNT	A0H	4	DSUCNTR	R/W	DSU Control Register
SYSCNT	A4H	4	DSUSETR	R/W	DSU Dead Time Set Register
SYSCNT	A8H	4	DSUCLRR	W	DSU Clear Register
SYSCNT	ACH	4	DSUTIMR	R/W	DSU Elapsed Time Register
SYSCNT	B0H	4	TMMR	R/W	Timer Mode Register
SYSCNT	B4H	4	TM0CSR	R/W	Timer CH0 Count Set Register
SYSCNT	B8H	4	TM1CSR	R/W	Timer CH1 Count Set Register
SYSCNT	BCH	4	TM0CCR	R	Timer CH0 Current Count Register
SYSCNT	СОН	4	TM1CCR	R	Timer CH1 Current Count Register
SYSCNT	C4H-CCH	-	N/A	-	Reserved for future use
SYSCNT	D0H	4	ECCR	W	EEPROM™ Command Control Register
SYSCNT	D4H	4	ERDR	R	EEPROM Read Data Register
SYSCNT	D8H	4	MACAR1	R	MAC Address Register 1
SYSCNT	DCH	4	MACAR2	R	MAC Address Register 2
SYSCNT	E0H	4	MACAR3	R	MAC Address Register 3
SYSCNT	E4H-FCH	-	N/A	-	Reserved for future use
SYSCNT	100H	4	RMMDR	R/W	Boot ROM Mode Register
SYSCNT	104H	4	RMATR	R/W	Boot ROM Access Timing Register
SYSCNT	108H	4	SDMDR	R/W	SDRAM Mode Register
SYSCNT	10CH	4	SDTSR	R/W	SDRAM Type Selection Register
SYSCNT	110H	4	SDPTR	R/W	SDRAM Precharge Timing Register
SYSCNT	114H	4	SDRMR	R/W	SDRAM Precharge Mode Register
SYSCNT	118H	4	SDRCR	R	SDRAM Precharge Timer Count Register
SYSCNT	11CH	4	SDRMR	R/W	SDRAM Refresh Mode Register
SYSCNT	120H	4	SDRCR	R	SDRAM Refresh Timer Count Register
SYSCNT	124H	4	MBCR	R/W	Memory Bus Control Register
SYSCNT	128H-FFCH	-	N/A	-	Reserved for future use



(4)	USB Controller (USB)	(Base Address = 1000_1000H)
-----	----------------------	-----------------------------

Core	Offset	Register Length (Byte)	Name	Access by V _R 4120A	Description
USB	00H	4	U_GMR	R/W	USB General Mode Register
USB	04H	4	U_VER	R	USB Frame number/Version Register
USB	08H, 0CH	-	N/A	-	Reserved for future use
USB	10H	4	U_GSR1	R	USB General Status Register 1
USB	14H	4	U_IMR1	R/W	USB Interrupt Mask Register 1
USB	18H	4	U_GSR2	R	USB General Status Resister 2
USB	1CH	4	U_IMR2	R/W	USB Interrupt Mask Register 2
USB	20H	4	U_EP0CR	R/W	USB EP0 Control Register
USB	24H	4	U_EP1CR	R/W	USB EP1 Control Register
USB	28H	4	U_EP2CR	R/W	USB EP2 Control Register
USB	2CH	4	U_EP3CR	R/W	USB EP3 Control Register
USB	30H	4	U_EP4CR	R/W	USB EP4 Control Register
USB	34H	4	U_EP5CR	R/W	USB EP5 Control Register
USB	38H	4	U_EP6CR	R/W	USB EP6 Control Register
USB	3CH	-	N/A	-	Reserved for future use
USB	40H	4	U_CMR	R/W	USB Command Register
USB	44H	4	U_CA	R/W	USB Command Address Register
USB	48H	4	U_TEPSR	R	USB Tx EndPoint Status Register
USB	4CH	-	N/A	-	Reserved for future use
USB	50H	4	U_RP0IR	R/W	USB Rx Pool0 Information Register
USB	54H	4	U_RP0AR	R	USB Rx Pool0 Address Register
USB	58H	4	U_RP1IR	R/W	USB Rx Pool1 Information Register
USB	5CH	4	U_RP1AR	R	USB Rx Pool1 Address Register
USB	60H	4	U_RP2IR	R/W	USB Rx Pool2 Information Register
USB	64H	4	U_RP2AR	R	USB Rx Pool2 Address Register
USB	68H, 6CH	-	N/A	-	Reserved for future use
USB	70H	4	U_TMSA	R/W	USB Tx MailBox Start Address Register
USB	74H	4	U_TMBA	R/W	USB Tx MailBox Bottom Address Register
USB	78H	4	U_TMRA	R/W	USB Tx MailBox Read Address Register
USB	7CH	4	U_TMWA	R	USB Tx MailBox Write Address Register
USB	80H	4	U_RMSA	R/W	USB Rx MailBox Start Address Register
USB	84H	4	U_RMBA	R/W	USB Rx MailBox Bottom Address Register
USB	88H	4	U_RMRA	R/W	USB Rx MailBox Read Address Register
USB	8CH	4	U_RMWA	R	USB Rx MailBox Write Address Register
USB	90H-FFCH	-	N/A	-	Reserved for future use

 \star



1.9 Memory Map

Using a 32-bit address, the processor physical address space encompasses 4 Gbytes. VR4120A uses this 4-Gbyte physical address space as shown in the following figure.




Figure 1-9. Memory Map



1.10 Reset Configuration

The falling edge of Clock Control Unit (CCU)'s reset line (RST_B) serves as the μ PD98501's internal reset. The System Controller generates the IBUS reset signal using RST_B for the global reset of the μ PD98501. After 4 IBUS clock (SDCLK), the System Controller deasserts the IBUS reset signal synchronously with IBUS clock (66 MHz). And also the System Controller generates the internal Cold Reset signal and Hot Reset signal for performing the cold reset of V_R4120A. Once power to the μ PD98501 is established, the System Controller asserts internal CLKSET signal, internal Cold Reset (COLDRST#) signal and internal Hot Reset (HOTRST#) signal at the falling edge of RST_B signal. After 2 V_R4120A clock (internal VCLOCK) cycles at rising edge of the RST_B, the System Controller deasserts the CLKSET signal, signal, the System Controller deasserts the COLDRST# synchronously with "clkm". Then 16 "clkm" cycles (see section **1.12 Clock Control Unit**) at the rising edge of the RST_B signal, the System Controller deasserts the COLDRST# synchronously with "clkm". And also the System Controller deasserts the HOTRST# synchronously with "clkm" after 16 "clkm" clck cycles at deassertion of the COLDRST#.






Figure 1-10. Reset Configuration



1.11 Interrupts

The controller supports maskable interrupts and Non-Maskable to the CPU.







1.12 Clock Control Unit

This section describe µPD98501's internal clock is supplied by Clock Control Unit (CCU) with following figure.




Figure 1-12. Block Diagram of Clock Control Unit

CHAPTER 2 VR4120A

Phase-out/Discontinued


Caution The μ PD98501 doesn't support MIPS16 instructions.

This chapter describes an VR4120A RISC Processor Core operation (MIPS instruction, Pipeline, etc.). Following in this Document, it is call for VR4120A RISC Processor Core with "VR4120A" or "VR4120A Core" simply.

2.1 Overview for VR4120A

Figure 2-1 shows the internal block diagram of the VR4120A core.

In addition to the conventional high-performance integer operation units, this CPU core has the full-associative format translation look aside buffer (TLB), which has 32 entries that provide mapping to 2- page pairs (odd and even) for one entry. Moreover, it also has instruction caches, data caches, and bus interface.







2.1.1 Internal block configuration

2.1.1.1 CPU

CPU has hardware resources to process an integer instruction. They are the 64-bit register file, 64-bit integer data bus, and multiply-and-accumulate operation unit.

2.1.1.2 Coprocessor 0 (CP0)

CP0 incorporates a memory management unit (MMU) and exception handling function. MMU checks whether there is an access between different memory segments (user, supervisor, and kernel) by executing address conversion. The translation lookaside buffer (TLB) converts virtual addresses to physical addresses.

2.1.1.3 Instruction cache

The instruction cache employs direct mapping, virtual index, and physical tag. Its capacity is 16 Kbytes.

2.1.1.4 Data cache

The data cache employs direct mapping, virtual index, physical tag, and write back. Its capacity is 8 Kbytes.

2.1.1.5 CPU bus interface

The CPU bus interface controls data transmission/reception between the VR4120A and the BCU, which is one of peripheral units. The VR4120A interface consists of two 32-bit multiplexed address/data buses (one is for input, and another is for output), clock signals, and control signals such as interrupts.



2.1.2 VR4120A registers

The VR4120A has the following registers.

 \diamond general-purpose register (GPR): 64 bits \times 32

In addition, the processor provides the following special registers:

- ♦ 64-bit Program Counter (PC)
- \diamond 64-bit HI register, containing the integer multiply and divide upper doubleword result
- \diamond 64-bit LO register, containing the integer multiply and divide lower doubleword result

Two of the general-purpose registers have assigned the following functions:

- r0 is hardwired to a value of zero, and can be used as the target register for any instruction whose result is to be discarded. r0 can also be used as a source when a zero value is needed.
- r31 is the link register used by link instruction, such as JAL (Jump and Link) instructions. This register can be used for other instructions. However, be careful that use of the register by a link instruction will not coincide with use of the register for other operations.

The register group is provided within the CP0 (system control coprocessor), to process exceptions and to manage addresses.

CPU registers can operate as either 32-bit or 64-bit registers, depending on the VR4120A processor operation mode.

Figure 2-2 shows the CPU registers.




Figure 2-2. VR4120A Registers

The VR4120A has no Program Status Word (PSW) register as such; this is covered by the Status and Cause registers incorporated within the System Control Coprocessor (CP0).

The CP0 registers are used for exception handling or address management. The overview of these registers is described in **2.1.5 Coprocessors (CP0)**.



2.1.3 VR4120A instruction set overview

For CPU instructions, there are only one types of instructions - 32-bit length instruction (MIPS III).

2.1.3.1 MIPS III instruction

All the CPU instructions are 32-bit length when executing MIPS III instructions, and they are classified into three instruction formats as shown in Figure 2-3: immediate (I-type), jump (J-type), and register (R-type). The field of each instruction format is described in **Section 2.2 MIPS III Instruction Set Summary**.




Figure 2-3. CPU Instruction Formats (32-bit Length Instruction)

The instruction set can be further divided into the following five groupings:

- (a) Load and store instructions move data between memory and general-purpose registers. They are all immediate (I-type) instructions, since the only addressing mode supported is base register plus 16-bit, signed immediate offset.
- (b) Computational instructions perform arithmetic, logical, shift, and multiply and divide operations on values in registers. They include R-type (in which both the operands and the result are stored in registers) and I-type (in which one operand is a 16-bit signed immediate value) formats.
- (c) Jump and branch instructions change the control flow of a program. Jumps are always made to an absolute address formed by combining a 26-bit target address with the high-order bits of the Program Counter (J-type format) or register address (R-type format). The format of the branch instructions is I type. Branches have 16-bit offsets relative to the Program Counter. JAL instructions save their return address in register 31.
- (d) Coprocessor 0 (System Control Coprocessor, CP0) instructions perform operations on CP0 registers to control the memory-management and exception-handling facilities of the processor.
- (e) Special instructions perform system calls and breakpoint operations, or cause a branch to the general exception-handling vector based upon the result of a comparison. These instructions occur in both R-type and I-type formats.

For the operation of each instruction, refer to Section 2.2 MIPS III Instruction Set Summary and APPENDIX A MIPS III INSTRUCTION SET DETAILS.



2.1.4 Data formats and addressing

The VR4120A uses following four data formats:


- ♦ Doubleword (64 bits)
- ♦ Word (32 bits)
- Halfword (16 bits)
- ♦ Byte (8 bits)

For the μ PD98501, byte ordering within all of the larger data formats - halfword, word, doubleword - can be configured in either big-endian or little-endian order.

Endianness refers to the location of byte 0 within the multi-byte data structure.

When configured as a little-endian system, byte 0 is always the least-significant (rightmost) byte, which is compatible with iAPX[™] and DEC VAX[™] conventions. Figure 2-4 and Figure 2-5 show this configuration.

Figure 2-4. Little-Endian Byte Ordering in Word Data



Remarks 1. The lowest byte is the lowest address.

2. The address of word data is specified by the lowest byte's address.

Figure 2-5. Little-Endian Byte Ordering in Double Word Data

High-order	Double word	Word				Half word			
address	address	63	48	47	32	31	16	15 8	7 0
\bigwedge	16	23	22	21	20	19	18	17	16
\square	8	15	14	13	12	11	10	9	8
Low-order address	0	7	6	5	4	3	2	1	0

Remarks 1. The lowest byte is the lowest address.

2. The address of word data is specified by the lowest byte's address.

The CPU core uses the following byte boundaries for halfword, word, and doubleword accesses:

- ♦ Halfword: An even byte boundary (0, 2, 4...)
- ♦ Word: A byte boundary divisible by four (0, 4, 8...)
- ♦ Doubleword: A byte boundary divisible by eight (0, 8, 16...)



The following special instructions to load and store data that are not aligned on 4-byte (word) or 8-byte (doubleword) boundaries:

LWL	LWR	SWL	SWR
LDL	LDR	SDL	SDR

These instructions are used in pairs to provide an access to misaligned data. Accessing misaligned data incurs one additional instruction cycle over that required for accessing aligned data.

Figure 2-6 shows the access of a misaligned word that has byte address 3 for the little-endian conventions.




Figure 2-6. Misaligned Word Accessing (Little-Endian)

Low-order address

2.1.5 Coprocessors (CP0)

MIPS ISA defines 4 types of coprocessors (CP0 to CP3).

- · CP0 translates virtual addresses to physical addresses, switches the operating mode (kernel, supervisor, or user mode), and manages exceptions. It also controls the cache subsystem to analyze a cause and to return from the error state.
- CP1 is reserved for floating-point instructions.
- CP2 is reserved for future definition by MIPS.
- CP3 is no longer defined. CP3 instructions are reserved for future extensions.

Figure 2-7 shows the definitions of the CP0 register, and Table 2-1 shows simple descriptions of each register. For the detailed descriptions of the registers related to the virtual system memory, refer to Section 2.4 Memory Management System. For the detailed descriptions of the registers related to exception handling, refer to Section 2.5 Exception Processing.

Register No.	Register name				
0	Index ^{Note 1}				
1	Random ^{Note 1}				
2	EntryLo0 ^{Note 1}				
3	EntryLo1 ^{Note 1}				
4	Context ^{Note 2}				
5	PageMask ^{Note 1}				
6	Wired ^{Note 1}				
7	RFU				
8	BadVAddr ^{Note 1}				
9	Count ^{Note 2}				
10	EntryHi ^{Note 1}				
11	Compare ^{Note 2}				
12	Status ^{Note 2}				
13	Cause ^{Note 2}				
14	EPC ^{Note 2}				
15	PRId ^{Note 1}				

Figure 2-7. CP0 Registers

16

17

18

19

20 21

22 23

24

25

26

27

28

29

30 31

Register No. Register name Config^{Note 1} LLAddr^{Note 1} WatchLo^{Note 2} WatchHi^{Note 2} XContext^{Note 2} RFU RFU RFU RFU RFU PErrNote 2 CacheErr^{Note 2} TaqLo^{Note 1} TagHi^{Note 1} ErrorEPC^{Note 2} RFU

Phase-out/Discontinued

Notes 1. for Memory management

2. for Exception handling

Remark RFU: Reserved for future use



Register Number	Register Name	Description
0	Index	Programmable pointer to TLB array
1	Random	Pseudo-random pointer to TLB array (read only)
2	EntryLo0	Low half of TLB entry for even VPN
3	EntryLo1	Low half of TLB entry for odd VPN
4	Context	Pointer to kernel virtual PTE in 32-bit mode
5	PageMask	TLB page mask
6	Wired	Number of wired TLB entries
7	—	Reserved for future use
8	BadVAddr	Virtual address where the most recent error occurred
9	Count	Timer count
10	EntryHi	High half of TLB entry (including ASID)
11	Compare	Timer compare
12	Status	Status register
13	Cause	Cause of last exception
14	EPC	Exception Program Counter
15	PRId	Processor revision identifier
16	Config	Configuration register (specifying memory mode system)
17	LLAddr	Reserved for future use
18	WatchLo	Memory reference trap address low bits
19	WatchHi	Memory reference trap address high bits
20	XContext	Pointer to kernel virtual PTE in 64-bit mode
21 to 25	—	Reserved for future use
26	PErr Note	Cache parity bits
27	CacheErr Note	Index and status of cache error
28	TagLo	Cache Tag register (low)
29	TagHi	Cache Tag register (high)
30	ErrorEPC	Error Exception Program Counter
31	_	Reserved for future use

Table 2-1. System Control Coprocessor (CP0) Register Definitions

2.1.6 Floating-point unit (FPU)

The V_R4120A does not support the floating-point unit (FPU). Coprocessor Unusable exception will occur if any FPU instructions are executed. If necessary, FPU instructions should be emulated by software in an exception handler.

Note This register is defined to maintain compatibility with the V_R4100TM. This register is not used in the μ PD98501 hardware.

Phase-out/Discontinued

2.1.7 CPU core memory management system (MMU)

The VR4120A has a 32-bit physical addressing range of 4 Gbytes. However, since it is rare for systems to implement a physical memory space as large as that memory space, the CPU provides a logical expansion of memory space by translating addresses composed in the large virtual address space into available physical memory addresses. The VR4120A supports the following two addressing modes:

- 32-bit mode, in which the virtual address space is divided into 2 Gbytes for user process and 2 Gbytes for the kernel.
- 64-bit mode, in which the virtual address is expanded to1 Tbyte (2⁴⁰ bytes) of user virtual address space.

A detailed description of these address spaces is given in Section 2.4 Memory Management System.

2.1.8 Translation lookaside buffer (TLB)

Virtual memory mapping is performed using the translation lookaside buffer (TLB). The TLB converts virtual addresses to physical addresses. It runs by a full-associative method. It has 32 entries, each mapping a pair of pages having a variable size (1 KB to 256 KB).

2.1.8.1 Joint TLB (JTLB)

JTLB holds both an instruction address and data address.

For fast virtual-to-physical address decoding, the VR4120A uses a large, fully associative TLB (joint TLB) that translates 64 virtual pages to their corresponding physical addresses. The TLB is organized as 32 pairs of even-odd entries, and maps a virtual address and address space identifier (ASID) into the 4-Gbyte physical address space.

The page size can be configured, on a per-entry basis, to map a page size of 1 KB to 256 KB. A CP0 register stores the size of the page to be mapped, and that size is entered into the TLB when a new entry is written. Thus, operating systems can provide special purpose maps; for example, a typical frame buffer can be memory-mapped using only one TLB entry.

Translating a virtual address to a physical address begins by comparing the virtual address from the processor with the physical addresses in the TLB; there is a match when the virtual page number (VPN) of the address is the same as the VPN field of the entry, and either the Global (G) bit of the TLB entry is set, or the ASID field of the virtual address is the same as the ASID field of the TLB entry.

This match is referred to as a TLB hit. If there is no match, a TLB Miss exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.



2.1.9 Operating modes

The VR4120A has three operating modes:

- \diamond User mode
- ♦ Supervisor mode
- \diamond Kernel mode

The manner in which memory addresses are translated or mapped depends on these operating modes. Refer to **Section 2.4 Memory Management System** for details.

2.1.10 Cache

The V_R4120A chip incorporates instruction and data caches, which are independent of each other. This configuration enables high-performance pipeline operations. Both caches have a 64-bit data bus, enabling a one-clock access. These buses can be accessed in parallel. The instruction cache of the V_R4120A has a storage

★ capacity of 16 KB, while the data cache has a capacity of 8 KB.

A detailed description of caches is given in Section 2.7 Cache Memory.

2.1.11 Instruction pipeline

The VR4120A has a 6-stage instruction pipeline. Under normal circumstances, one instruction is issued each cycle.

A detailed description of pipeline is provided in Section 2.3 Pipeline.



2.2 MIPS III Instruction Set Summary

This section is an overview of the MIPS III ISA central processing unit (CPU) instruction set; refer to **APPENDIX A MIPS III INSTRUCTION SET DETAILS** for detailed descriptions of individual CPU instructions.

2.2.1 MIPS III ISA instruction formats

Each MIPS III ISA CPU instruction consists of a single 32-bit word, aligned on a word boundary. There are three instruction formats - immediate (I-type), jump (J-type), and register (R-type) - as shown in Figure 2-8. The use of a small number of instruction formats simplifies instruction decoding, allowing the compiler to synthesize more complicated and less frequently used instruction and addressing modes from these three formats as needed.

	31 26	25 21	20 16	15		0		
I-type (immediate)	ор	rs	rt		immediat	e		
	31 26	25				0		
J-type (jump)	ор			target				
	31 26	25 21	20 16	15 11	10 6	5 0		
R-type (register)	ор	rs	rt	rd	sa	funct		
	op:	6-bit ope	ration cod	е				
	rs:	5-bit source register specifier						
	rt:	5-bit target (source/destination) register specifier or branch condition						
	immediate:		mediate v displacem		ch displac	ement, or		
	target:	26-bit un	conditiona	al branch ta	arget addr	ess		
	rd:	5-bit des	tination re	gister spe	cifier			
	sa:	5-bit shif	t amount					
	funct:	6-bit fund	ction field					

Figure 2-8. MIPS III ISA CPU Instruction Formats

2.2.1.1 Support of the MIPS ISA

The V_R4120A CORE does not support a multiprocessor operating environment. Thus the synchronization support instructions defined in the MIPS II and MIPS III ISA - the load linked and store conditional instructions - cause reserved instruction exception. The load/link (LL) bit is eliminated.

Caution That the SYNC instruction is handled as a NOP instruction since all load/store instructions in this processor are executed in program order.



2.2.2 Instruction classes

The CPU instructions are classified into five classes.

2.2.2.1 Load and store instructions

Load and store are immediate (I-type) instructions that move data between memory and general registers. The only addressing mode that load and store instructions directly support is base register plus 16-bit signed immediate offset.

(1) Scheduling a load delay slot

A load instruction that does not allow its result to be used by the instruction immediately following is called a delayed load instruction. The instruction slot immediately following this delayed load instruction is referred to as the load delay slot.

In the V_R4000 Series[™], a load instruction can be followed directly by an instruction that accesses a register that is loaded by the load instruction. In this case, however, an interlock occurs for a necessary number of cycles. Any instruction can follow a load instruction, but the load delay slot should be scheduled appropriately for both performance and compatibility with the V_R Series[™] microprocessors. For detail, see **Section 2.3 Pipeline**.

(2) Store delay slot

When a store instruction is writing data to a cache, the data cache is kept busy at the DC and WB stages. If an instruction (such as load) that follows directly the store instruction accesses the data cache in the DC stage, a hardware-driven interlock occurs. To overcome this problem, the store delay slot should be scheduled.

Table 2-2. Number of Delay Slot Cycles Necessary for Load and Store Instructions

Instruction	Necessary Number of Cycles					
Load	1					
Store	1					

(3) Defining access types

Access type indicates the size of a V_R4120A data item to be loaded or stored, set by the load or store instruction opcode. Access types and accessed byte are shown in Table 2-3.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the low-order three bits of the address, defines the bytes accessed within the addressed doubleword (shown in Table 2-3). Only the combinations shown in Table 2-3 are permissible; other combinations cause address error exceptions.

Table 2-4 and Table 2-5 list the ISA-defined load/store instructions and extended-ISA instructions, respectively.



Access Type	Low-Order		Accessed Byte								
(Value)	Address Bit		Little Endian								
	2	1	0	63							0
Doubleword (7)	0	0	0	7	6	5	4	3	2	1	0
7-byte (6)	0	0	0		6	5	4	3	2	1	0
	0	0	1	7	6	5	4	3	2	1	
6-byte (5)	0	0	0			5	4	3	2	1	0
	0	1	0	7	6	5	4	3	2		
5-byte (4)	0	0	0				4	3	2	1	0
	0	1	1	7	6	5	4	3			
Word (3)	0	0	0					3	2	1	0
	1	0	0	7	6	5	4				
Triple byte (2)	0	0	0						2	1	0
	0	0	1					3	2	1	
	1	0	0		6	5	4				
	1	0	1	7	6	5					
Halfword (1)	0	0	0							1	0
	0	1	0					3	2		
	1	0	0			5	4				
	1	1	0	7	6						
Byte (0)	0	0	0								0
	0	0	1							1	
	0	1	0						2		
	0	1	1					3			
	1	0	0				4				
	1	0	1			5					
	1	1	0		6						
	1	1	1	7							

Table 2-3. Byte Specification Related to Load and Store Instructions



Table 2-4. Load/Store Instruction

Instruction	Format and Description op base rt offset								
Load Byte	LB rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The bytes of the memory location specified by the address are sign extended and loaded into register rt.								
Load Byte Unsigned	LBU rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The bytes of the memory location specified by the address are zero extended and loaded into register rt.								
Load Halfword	LH rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The halfword of the memory location specified by the address is sign extended and loaded to register rt.								
Load Halfword Unsigned	LHU rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The halfword of the memory location specified by the address is zero extended and loaded to register rt.								
Load Word	LW rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The word of the memory location specified by the address is sign extended and loaded to register rt. In the 64-bit mode, it is further sign extended to 64 bits.								
Load Word Left	LWL rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the left the word whose address is specified so that the address-specified byte is at the left-most position of the word. The result of the shift operation is merged with the contents of register rt and loaded to register rt. In the 64-bit mode, it is further sign extended to 64 bits.								
Load Word Right	LWR rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the right the word whose address is specified so that the address-specified byte is at the right-most position of the word. The result of the shift operation is merged with the contents of register rt and loaded to register rt. In the 64-bit mode, it is further sign extended to 64 bits.								
Store Byte	SB rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The least significant byte of register rt is stored to the memory location specified by the address.								
Store Halfword	SH rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The least significant halfword of register rt is stored to the memory location specified by the address.								
Store Word	SW rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The lower word of register rt is stored to the memory location specified by the address.								



Instruction	Format and Description	ор	base	rt	offset				
Store Word Left	SWL rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the right the contents of register rt so that the left-most byte of the word is in the position of the address-specified byte. The result is stored to the lower word in memory.								
Store Word Right	SWR rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the left the contents of register rt so that the right-most byte of the word is in the position of the address-specified byte. The result is stored to the upper word in memory.								
Load Doubleword	-	LD rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The doubleword of the memory location specified by the address are loaded into register rt.							
Load Doubleword Left	LDL rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the left the double word whose address is specified so that the address-specified byte is at the left-most position of the double word. The result of the shift operation is merged with the contents of register rt and loaded to register rt.								
Load Doubleword Right	LDR rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. Shifts to the right the double word whose address is specified so that the address-specified byte is at the right-most position of the double word. The result of the shift operation is merged with the contents of register rt and loaded to register rt.								
Load Word Unsigned	LWU rt, offset (base) The offset is sign extended and then added to th address. The word of the memory location spec register rt.								
Store Doubleword	SD rt, offset (base) The offset is sign extended and then added to the contents of the register base to form the virtual address. The contents of register rt are stored to the memory location specified by the address.								
Store Doubleword Left	SDL rt, offset (base) The offset is sign extended and then added to th address. Shifts to the right the contents of regist the position of the address-specified byte. The r	er rt so th	at the left-	most byte	of the double word is in				
Store Doubleword Right	SDR rt, offset (base) The offset is sign extended and then added to th address. Shifts to the left the contents of registe the position of the address-specified byte. The r	r rt so tha	t the right-	most byte	of the double word is in				

Table 2-5.	Load/Store	Instruction	(Extended ISA)
------------	------------	-------------	----------------



2.2.2.2 Computational instructions

Computational instructions perform arithmetic, logical, and shift operations on values in registers. Computational instructions can be either in register (R-type) format, in which both operands are registers, or in immediate (I-type) format, in which one operand is a 16-bit immediate.

Computational instructions are classified as:

- (1) ALU immediate instructions
- (2) Three-operand type instructions
- (3) Shift instructions
- (4) Multiply/divide instructions

To maintain data compatibility between the 64- and 32-bit modes, it is necessary to sign-extend 32-bit operands correctly. If the sign extension is not correct, the 32-bit operation result is meaningless.

Table 2-6. ALU Immediate Instruction

Instruction	Format and Description	ор	rs	rt	immediate				
Add Immediate	ADDI rt, rs, immediate The 16-bit immediate is sign extended and then added to the contents of register rs to form a 32-bit result. The result is stored into register rt. In the 64-bit mode, the operand must be sign extended. An exception occurs on the generation of 2's complement overflow.								
Add Immediate Unsigned	ADDIU rt, rs, immediate The 16-bit immediate is sign extended and then added to the contents of register rs to form a 32-bit result. The result is stored into register rt. In the 64-bit mode, the operand must be sign extended. No exception occurs on the generation of integer overflow.								
Set On Less Than Immediate	SLTI rt, rs, immediate The 16-bit immediate is sign extended and then compared to the contents of register rt treating both operands as signed integers. If rs is less than the immediate, the result is set to 1; otherwise, the result is set to 0. The result is stored to register rt.								
Set On Less Than Immediate Unsigned	SLTIU rt, rs, immediate The 16-bit immediate is sign extended and then compared to the contents of register rt treating both operands as unsigned integers. If rs is less than the immediate, the result is set to 1; otherwise, the result is set to 0. The result is stored to register rt.								
And Immediate	ANDI rt, rs, immediate The 16-bit immediate is zero extended and then ANDed with the contents of the register. The result is stored into register rt.								
Or Immediate	ORI rt, rs, immediate The 16-bit immediate is zero extended and then ORed with the contents of the register. The result is stored into register rt.								
Exclusive Or Immediate	XORI rt, rs, immediate The 16-bit immediate is zero extended and then Ex-ORed with the contents of the register. The result is stored into register rt.								
Load Upper Immediate	LUI rt, immediate The 16-bit immediate is shifted left by 16 bits to a into register rt. In the 64-bit mode, the operand				o 0. The result is stored				



Table 2-7. ALU Immediate Instruction (Extended ISA)

Instruction	Format and Description	ор	rs	rt	immediate			
Doubleword Add Immediate	DADDI rt, rs, immediate The 16-bit immediate is sign extended to 64 bits and then added to the contents of register rs to form a 64-bit result. The result is stored into register rt. An exception occurs on the generation of integer overflow.							
Doubleword Add Immediate Unsigned	DADDIU rt, rs, immediate The 16-bit immediate is sign extended to 64 bits 64-bit result. The result is stored into register rt. No exception occurs on the generation of overflo		added to t	he conter	nts of register rs to form a			

Table 2-8. Three-Operand Type Instruction

Instruction	Format and Description	ор	rs	rt	rd	sa	funct			
Add	ADD rd, rs, rt The contents of registers rs and rt are added together to form a 32-bit result. The result is stored into register rd. In the 64-bit mode, the operand must be sign extended. An exception occurs on the generation of integer overflow.									
Add Unsigned	ADDU rd, rs, rt The contents of registers rs and rt are added together to form a 32-bit result. The result is stored into register rd. In the 64-bit mode, the operand must be sign extended. No exception occurs on the generation of integer overflow.									
Subtract	SUB rd, rs, rt The contents of register rt are subtracted from the contents of register rs. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended. An exception occurs on the generation of integer overflow.									
Subtract Unsigned	SUBU rd, rs, rt The contents of register rt are subtracted from the contents of register rs. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended. No exception occurs on the generation of integer overflow.									
Set On Less Than	SLT rd, rs, rt The contents of registers rs and rt are compared, treating both operands as signed integers. If the contents of register rs is less than that of register rt, the result is set to 1; otherwise, the result is set to 0. The result is stored to register rd.									
Set On Less Than Unsigned		SLTU rd, rs, rt The contents of registers rs and rt are compared treating both operands as unsigned integers. If the contents of register rs is less than that of register rt, the result is set to 1; otherwise, the result is								
And	AND rd, rt, rs The contents of register rs are logical ANDed v stored to register rd.	AND rd, rt, rs The contents of register rs are logical ANDed with that of general register rt bit-wise. The result is								
Or	OR rd, rt, rs The contents of register rs are logical ORed with that of general register rt bit-wise. The result is stored to register rd.									
Exclusive Or	XOR rd, rt, rs The contents of register rs are logical Ex-ORed with that of general register rt bit-wise. The result is stored to register rd.									
Nor	NOR rd, rt, rs The contents of register rs are logical NORed v stored to register rd.	with that of	general	register rt	bit-wise.	. The res	ult is			



Instruction	Format and Description	ор	rs	rt	rd	sa	funct			
Doubleword Add	DADD rd, rt, rs The contents of register rs are added to that of register rt. The 64-bit result is stored into register rd. An exception occurs on the generation of integer overflow.									
Doubleword Add Unsigned	DADDU rd, rt, rs The contents of register rs are added to that of register rt. The 64-bit result is stored into register rd. No exception occurs on the generation of integer overflow.									
Doubleword Subtract	DSUB rd, rt, rs The contents of register rt are subtracted from that of register rs. The 64-bit result is stored into register rd. An exception occurs on the generation of integer overflow.									
Doubleword Subtract Unsigned	DSUBU rd, rt, rs The contents of register rt are subtracted from register rd. No exception occurs on the generation of integ		0	The 64-b	it result is	stored in	ito			

Table 2-9. Three-Operand Type Instruction (Extended ISA)

Table 2-10. Shift Instruction

Instruction	Format and Description	ор	rs	rt	rd	sa	funct				
Shift Left Logical	SLL rd, rs, sa The contents of register rt are shifted left by sa bits and zeros are inserted into the emptied lower bits. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.										
Shift Right Logical	SRL rd, rs, saThe contents of register rt are shifted right by sa bits and zeros are inserted into the emptied higher bits.The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.										
Shift Right Arithmetic	SRA rd, rt, sa The contents of register rt are shifted right by sa bits and the emptied higher bits are sign extended. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.										
Shift Left Logical Variable	SLLV rd, rt, rs The contents of register rt are shifted left and zeros are inserted into the emptied lower bits. The lower five bits of register rs specify the shift count. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.										
Shift Right Logical Variable	SRLV rd, rt, rs The contents of register rt are shifted right and zeros are inserted into the emptied higher bits. The lower five bits of register rs specify the shift count. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.										
Shift Right Arithmetic Variable	SRAV rd, rt, rs The contents of register rt are shifted right and the emptied higher bits are sign extended. The lower five bits of register rs specify the shift count. The 32-bit result is stored into register rd. In the 64-bit mode, the operand must be sign extended.										



Instruction	Format and Description	ор	rs	rt	rd	sa	funct				
Doubleword Shift Left Logical	DSLL rd, rt, sa The contents of register rt are shifted left by sa bits and zeros are inserted into the emptied lower bits. The 64-bit result is stored into register rd.										
Doubleword Shift Right Logical	DSRL rd, rt, sa The contents of register rt are shifted right by sa bits and zeros are inserted into the emptied higher bits. The 64-bit result is stored into register rd.										
Doubleword Shift Right Arithmetic	DSRA rd, rt, sa The contents of register rt are shifted right by sa bits and the emptied higher bits are sign extended. The 64-bit result is stored into register rd.										
Doubleword Shift Left Logical Variable	DSLLV rd, rt, rs The contents of register rt are shifted left and zeros are inserted into the emptied lower bits. The lower six bits of register rs specify the shift count. The 64-bit result is stored into register rd.										
Doubleword Shift Right Logical Variable	DSRLV rd, rt, rs The contents of register rt are shifted right and zeros are inserted into the emptied higher bits. The lower six bits of register rs specify the shift count. The 64-bit result is stored into register rd.										
Doubleword Shift Right Arithmetic Variable	DSRAV rd, rt, rs The contents of register rt are shifted right and six bits of register rs specify the shift count. The 64-bit result is stored into register rd.	The contents of register rt are shifted right and the emptied higher bits are sign extended. The lower six bits of register rs specify the shift count.									
Doubleword Shift Left Logical + 32	DSLL32 rd, rt, sa The contents of register rt are shifted left by 32 bits. The 64-bit result is stored into register rd.	2 + sa bits	and zero	s are inse	erted into	the emption	ed lower				
Doubleword Shift Right Logical + 32	DSRL32 rd, rt, sa The contents of register rt are shifted right by higher bits. The 64-bit result is stored into register rd.	32 + sa bit	ts and zer	os are ins	serted into	o the emp	tied				
Doubleword Shift Right Arithmetic + 32	DSRA32 rd, rt, sa The contents of register rt are shifted right by extended. The 64-bit result is stored into register rd.	32 + sa bit	ts and the	emptied	higher bit	s are sign	1				

Table 2-11. Shift Instruction (Extended ISA)



Instruction	Format and Description	ор	rs	rt	rd	sa	funct
Multiply	MULT rs, rt The contents of registers rt and rs are multiplied, treating both operands as 32-bit signed integers. The 64-bit result is stored into special registers HI and LO. In the 64-bit mode, the operand must be sign extended.						
Multiply Unsigned	MULTU rs, rt The contents of registers rt and rs are multiplied, treating both operands as 32-bit unsigned integers. The 64-bit result is stored into special registers HI and LO. In the 64-bit mode, the operand must be sign extended.						
Divide	DIV rs, rt The contents of register rs are divided by that of register rt, treating both operands as 32-bit signed integers. The 32-bit quotient is stored into special register LO, and the 32-bit remainder is stored into special register HI. In the 64-bit mode, the operand must be sign extended.						
Divide Unsigned	DIVU rs, rt The contents of register rs are divided by that of register rt, treating both operands as 32-bit unsigned integers. The 32-bit quotient is stored into special register LO, and the 32-bit remainder is stored into special register HI. In the 64-bit mode, the operand must be sign extended.						
Move From HI	MFHI rd The contents of special register HI are loaded into register rd.						
Move From LO	MFLO rd The contents of special register LO are loaded into register rd.						
Move To HI	MTHI rs The contents of register rs are loaded into special register HI.						
Move To LO	MTLO rs The contents of register rs are loaded into spe	cial regis	ter LO.				

Table 2-12. Multiply/Divide Instructions



Instruction	Format and Description	ор	rs	rt	rd	sa	funct	
Doubleword Multiply	DMULT rs, rt The contents of registers rt and rs are multipli The 128-bit result is stored into special registe		•	erands as	signed ir	ntegers.		
Doubleword Multiply Unsigned		DMULTU rs, rt The contents of registers rt and rs are multiplied, treating both operands as unsigned integers. The 128-bit result is stored into special registers HI and LO.						
Doubleword Divide	DDIV rs, rt The contents of register rs are divided by that of register rt, treating both operands as signed integers. The 64-bit quotient is stored into special register LO, and the 64-bit remainder is stored into special register HI.							
Doubleword Divide Unsigned	DDIVU rs, rt The contents of register rs are divided by that of register rt, treating both operands as unsigned integers. The 64-bit quotient is stored into special register LO, and the 64-bit remainder is stored into special register HI.							
Multiply and Add Accumulate	 MACC{h}{u}{s} rd, rs, rt The contents of registers rt and rs are multiplied, treating both operands as 32-bit signed integers. The result is added to the combined value of special registers HI and LO. The 64-bit result is stored into special registers HI and LO. If h=0, the same data as that stored in register LO is also stored in register rd; if h=1, the same data as that stored in register rd. If u is specified, the operand is treated as unsigned data. If s is specified, registers rs and rd are treated as a 16-bit value (32 bits sign- or zero-extended), and the value obtained by combining registers HI and LO is treated as a 32-bit value (64 bits sign- or zero-extended). Moreover, saturation processing is performed for the operation result in the format 							
Doubleword Multiply and Add Accumulate	DMACC{h}{u}{s} rd, rs, rt The contents of registers rt and rs are multipli result is added to value of special register LO If h=0, the same data as that stored in register stored in register rd. If u is specified, the operand is treated as uns If s is specified, registers rs and rd are treated register LO is treated as a 32-bit value (64 bits processing is performed for the operation rest	The 64-b r LO is als igned data as a 16-b s sign- or a	bit result is o stored in a. bit value (3 zero-exter	s stored in n register 32 bits sig nded). Mo	nto specia rd; if h=1 n- or zero preover, s	l register , undefine p-extende	LO. ed data is d), and	

MFHI and MFLO instructions after a multiply or divide instruction generate interlocks to delay execution of the next instruction, inhibiting the result from being read until the multiply or divide instruction completes.

Table 2-14 gives the number of processor cycles (PCycles) required to resolve interlock or stall between various multiply or divide instructions and a subsequent MFHI or MFLO instruction.



Instruction	Number of Instruction Cycles
MULT	1
MULTU	1
DIV	36
DIVU	36
DMULT	3
DMULTU	3
DDIV	68
DDIVU	68
MACC	0
DMACC	0

Table 2-14. Number of Stall Cycles in Multiply and Divide Instructions

2.2.2.3 Jump and branch instructions

Jump and branch instructions change the control flow of a program. All jump and branch instructions occur with a delay of one instruction: that is, the instruction immediately following the jump or branch instruction (this is known as the instruction in the delay slot) always executes while the target instruction is being fetched from memory.

For instructions involving a link (such as JAL and BLTZAL), the return address is saved in register r31.

Table 2-15. Number of Delay Slot Cycles in Jump and Branch Instructions

Instruction	Necessary Number of PCycles
Branch instruction	1
Jump instruction	1

(1) Overview of jump instructions

Subroutine calls in high-level languages are usually implemented with J or JAL instructions, both of which are J-type instructions. In J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form a 32-bit or 64-bit absolute address.

Returns, dispatches, and cross-page jumps are usually implemented with the JR or JALR instructions. Both are R-type instructions that take the 32-bit or 64-bit byte address contained in one of the general registers.

For more information, refer to APPENDIX A MIPS III INSTRUCTION SET DETAILS.

(2) Overview of branch instructions

A branch instruction has a PC-related signed 16-bit offset. Table 2-16 through Table 2-18 show the lists of Jump, Branch, and Extended ISA instructions, respectively.



Table 2-16. Jump Instruction

Instruction	Format and Description	ор	target					
Jump	6	s shifted left by two bits and combined with the high-order four this calculated address with a delay of one instruction.						
Jump And Link	J target The contents of 26-bit target address is shifted left by two bits and combined with the high-order four bits of the PC. The program jumps to this calculated address with a delay of one instruction. The address of the instruction following the delay slot is stored into r31 (link register).							

Instruction	Format and Description	ор	target
Jump And Link Exchange	JALX target The contents of 26-bit target address is shifted bits of the PC. The program jumps to this cald the ISA mode bit is reversed. The address of (link register).	ulated ad	dress with a delay of one instruction, and then

Instruction	Format and Description	ор	rs	rt	rd	sa	funct
Jump Register	JR rs The program jumps to the address specified in register rs with a delay of one instruction.						
Jump And Link Register	JALR rs, rd The program jumps to the address specified in register rs with a delay of one instruction. The address of the instruction following the delay slot is stored into rd.						

There are the following common restrictions for Table 2-17 and Table 2-18.

(3) Branch address

All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit offset (shifted left by 2 bits and sign-extended to 64 bits). All branches occur with a delay of one instruction.

(4) Operation when unbranched (Table 2-18)

If the branch condition does not meet in executing a likely instruction, the instruction in its delay slot is nullified. For all other branch instructions, the instruction in its delay slot is unconditionally executed.

Remark The target instruction of the branch is fetched at the EX stage of the branch instruction. Comparison of the operands of the branch instruction and calculation of the target address is performed at phase 2 of the RF stage and phase 1 of the EX stage of the instruction. Branch instructions require one cycle of the branch delay slot defined by the architecture. Jump instructions also require one cycle of delay slot. If the branch condition is not satisfied in a branch likely instruction, the instruction in its delay slot is nullified.



There are special symbols used in the instruction formats of Table 2-17 through Table 2-20.

REGIMM	: Opcode
Sub	: Sub-operation code
CO	: Sub-operation identifier
BC	: BC sub-operation code
br	: Branch condition identifier
ор	: Operation code

Table 2-17. Branch Instructions

Instruction	Format and Description	ор	rs	rt	offset
Branch On Equal	BEQ rs, rt, offset If the contents of register rs are equal to that of	egister rt,	the progra	am branc	hes to the target address.
Branch On Not Equal	BNE rs, rt, offset If the contents of register rs are not equal to that of register rt, the program branches to the target address.				
Branch On Less Than Or Equal To Zero	BLEZ rs, offset If the contents of register rs are less than or equal to zero, the program branches to the target address.				
Branch On Greater Than Zero	BGTZ rs, offset If the contents of register rs are greater than zer	o, the pro	gram bran	ches to th	ne target address.

Instruction	Format and Description	REGIMM	rs	sub	offset	
Branch On Less Than Zero	BLTZ rs, offset If the contents of register rs are less than zero, the program branches to the target address.					
Branch On Greater Than Or Equal To Zero	BGEZ rs, offset If the contents of register rs are greater than or equal to zero, the program branches to the target address.					
Branch On Less Than Zero And Link	BLTZAL rs, offset The address of the instruction that follows delay slot is stored to register r31 (link register). If the contents of register rs are less than zero, the program branches to the target address.					
Branch On Greater Than Or Equal To Zero And Link	BGEZAL rs, offset The address of the instruction that follows delay slot is stored to register r31 (link register). If the contents of register rs are greater than or equal to zero, the program branches to the target address.					

Instruction	Format and Description	COP0	BC	br	offset	
Branch On Coprocessor 0 True	BC0T offset Adds the 16-bit offset (shifted left by two bits and sign extended to 32 bits) to the address of the instruction in the delay slot to calculate the branch target address. If the conditional signal of the coprocessor 0 is true, the program branches to the target address with one-instruction delay.					
Branch On Coprocessor 0 False	BC0F offset Adds the 16-bit offset (shifted left by two bits and sign extended to 32 bits) to the address of the instruction in the delay slot to calculate the branch target address. If the conditional signal of the coprocessor 0 is false, the program branches to the target address with one-instruction delay.					



Instruction	Format and Description	ор	rs	rt	offset		
Branch On Equal Likely	c 1	BEQL rs, rt, offset f the contents of register rs are equal to that of register rt, the program branches to the target address. f the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Not Equal Likely	č i	BNEL rs, rt, offset If the contents of register rs are not equal to that of register rt, the program branches to the target address. If the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Less Than Or Equal To Zero Likely	°	BLEZL rs, offset If the contents of register rs are less than or equal to zero, the program branches to the target address. If the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Greater Than Zero Likely	BGTZL rs, offset If the contents of register rs are greater than zero, the program branches to the target address. If th branch condition is not met, the instruction in the delay slot is discarded.						

Table 2-18. Branch Instructions (Extended ISA)

Instruction	Format and Description	REGIMM	rs	sub	offset	
Branch On Less Than Zero Likely	BLTZL rs, offset If the contents of register rs are less than zero, the program branches to the target address. If the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Greater Than Or Equal To Zero Likely	BGEZL rs, offset If the contents of register rs are greater than or equal to zero, the program branches to the target address. If the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Less Than Zero And Link Likely	BLTZALL rs, offset The address of the instruction that follows delay slot is stored to register r31 (link register). If the contents of register rs are less than zero, the program branches to the target address. If the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Greater Than Or Equal To Zero And Link Likely	BGEZALL rs, offset The address of the instruction that follows delay If the contents of register rs are greater than or address. If the branch condition is not met, the	equal to ze	ro, the pr	ogram bra	anches to the target	

Instruction	Format and Description	COP0	BC	br	offset	
Branch On Coprocessor 0 True Likely	BC0TL offset Adds the 16-bit offset (shifted left by two bits and sign extended to 32 bits) to the address of the instruction in the delay slot to calculate the branch target address. If the conditional signal of the coprocessor 0 is true, the program branches to the target address with one-instruction delay. If the branch condition is not met, the instruction in the delay slot is discarded.					
Branch On Coprocessor 0 False Likely	BC0FL offset Adds the 16-bit offset (shifted left by two bits and sign extended to 32 bits) to the address of the instruction in the delay slot to calculate the branch target address. If the conditional signal of the coprocessor 0 is false, the program branches to the target address with one-instruction delay. If the branch condition is not met, the instruction in the delay slot is discarded.					



2.2.2.4 Special instructions

Special instructions generate software exceptions. Their formats are R-type (Syscall, Break). The Trap instruction is available only for the VR4000 Series. All the other instructions are available for all VR Series.

Table 2-19. Special Instructions

Instruction	Format and Description	SPECIAL	rs	rt	rd	sa	funct
Synchronize	SYNC Completes the load/store instruction executing in the current pipeline before the next load/store instruction starts execution.						е
System Call	SYSCALL Generates a system call exception, and then transits control to the exception handling program.						n.
Breakpoint	BREAK Generates a break point exception, and then t	ransits co	ntrol to th	e exceptio	on handlin	g prograr	n.

Table 2-20. Special Instructions (Extended ISA) (1/2)

Instruction	Format and Description	SPECIAL	rs	rt	rd	sa	funct
Trap If Greater Than Or Equal	e 1	The contents of register rs are compared with that of register rt, treating both operands as signed integers. If the contents of register rs are greater than or equal to that of register rt, an exception					
Trap If Greater Than Or Equal Unsigned	TGEU rs, rt The contents of register rs are compared with that of register rt, treating both operands as unsigned integers. If the contents of register rs are greater than or equal to that of register rt, an exception occurs.						•
Trap If Less Than	TLT rs, rt The contents of register rs are compared with that of register rt, treating both operands as signed integers. If the contents of register rs are less than that of register rt, an exception occurs.						Ined
Trap If Less Than Unsigned	TLTU rs, rt The contents of register rs are compared with that of register rt, treating both operands as unsigned integers. If the contents of register rs are less than that of register rt, an exception occurs.						signed
Trap If Equal	TEQ rs, rt If the contents of registers rs and rt are equal, an exception occurs.						
Trap If Not Equal	TNE rs, rt If the contents of registers rs and rt are not ec	jual, an exc	eption oc	curs.			



Instruction	Format and Description	REGIMM	rs	sub	immediate		
Trap If Greater Than Or Equal Immediate	- · ·	The contents of register rs are compared with 16-bit sign-extended immediate data, treating both operands as signed integers. If the contents of register rs are greater than or equal to 16-bit sign-					
Trap If Greater Than Or Equal Immediate Unsigned	TGEIU rs, immediate The contents of register rs are compared with 16-bit zero-extended immediate data, treating both operands as unsigned integers. If the contents of register rs are greater than or equal to 16-bit sign- extended immediate data, an exception occurs.						
Trap If Less Than Immediate	TLTI rs, immediate The contents of register rs are compared with 16-bit sign-extended immediate data, treating both operands as signed integers. If the contents of register rs are less than 16-bit sign-extended immediate data, an exception occurs.						
Trap If Less Than Immediate Unsigned	TLTIU rs, immediate The contents of register rs are compared with 16-bit zero-extended immediate data, treating both operands as unsigned integers. If the contents of register rs are less than 16-bit sign-extended immediate data, an exception occurs.						
Trap If Equal Immediate	TEQI rs, immediate If the contents of register rs and immediate data are equal, an exception occurs.						
Trap If Not Equal Immediate	TNEI rs, immediate If the contents of register rs and immediate data are not equal, an exception occurs.						

Table 2-20. Special Instructions (Extended ISA) (2/2)

2.2.2.5 System control coprocessor (CP0) instructions

System control coprocessor (CP0) instructions perform operations specifically on the CP0 registers to manipulate the memory management and exception handling facilities of the processor.

Instruction	Format and Description	COP0	sub	rt	rd	0	
Move To System Control Coprocessor	MTC0 rt, rd The word data of general register rt in the CPU are loaded into general register rd in the CP0.						
Move From System Control Coprocessor	MFC0 rt, rd The word data of general register rd in the CP0 are loaded into general register rt in the CPU.						
Doubleword Move To System Control Coprocessor 0	DMTC0 rt, rd The doubleword data of general register rt in the CPU are loaded into general register rd in the CP0.						
Doubleword Move From System Control Coprocessor 0	DMFC0 rt, rd The doubleword data of general register rd in the CP0 are loaded into general register rt in the CPU.					er rt in the CPU.	

 Table 2-21. System Control Coprocessor (CP0) Instructions (1/2)



Instruction	Format and Description	COP0	СО	funct			
Read Indexed TLB Entry	TLBR The TLB entry indexed by the index register is lo mask register.	The TLB entry indexed by the index register is loaded into the entryHi, entryLo0, entryLo1, or page					
Write Indexed TLB Entry	TLBWI The contents of the entryHi, entryLo0, entryLo1, or page mask register are loaded into the TLB entry indexed by the index register.						
Write Random TLB Entry	TLBWR The contents of the entryHi, entryLo0, entryLo1, or page mask register are loaded into the TLB entry indexed by the random register.						
Probe TLB For Matching Entry	TLBP The address of the TLB entry that matches with the contents of entryHi register is loaded into the ind register.						
Return From Exception	ERET The program returns from exception, interrupt, o	r error tra	р.				

Table 2-21. System Control Coprocessor (CP0) Instructions (2/2)

Instruction	Format and Description	COP0	CO	funct	
STANDBY	STANDBY The processor's operating mode is transited from	n fullspeed	d mode to	standby mode.	
SUSPEND	SUSPEND The processor's operating mode is transited from fullspeed mode to suspend mode.				
HIBERNATE	HIBERNATE The processor's operating mode is transited fror	n fullspeed	d mode to	hibernate mode.	

Instruction	Format and Description	CACHE	base	ор	offset
Cache Operation	Cache op, offset (base) The 16-bit offset is sign extended to 32 bits and virtual address. This virtual address is translate address, cache operation that is indicated by 5-	d to physic	cal addres	s with TL	0

Phase-out/Discontinued

★ 2.3 Pipeline

This section describes the basic operation of the VR4120A Core pipeline, which includes descriptions of the delay slots (instructions that follow a branch or load instruction in the pipeline), interrupts to the pipeline flow caused by interlocks and exceptions, and CP0 hazards.


2.3.1 Pipeline stages

The pipeline is controlled by PClock(one cycle of PClock which runs at 4-times frequency of MasterClock) and one cycle of this PClock is called PCycle. Each pipeline stage takes one PCycle.

2.3.1.1 Pipeline in MIPS III instruction mode

The VR4120A has a five-stage instruction pipeline; each stage takes one PCycle, as shown in Figure 2-9. Thus, the execution of each instruction takes at least 5 PCycles. An instruction can take longer - for example, if the required data is not in the cache, the data must be retrieved from main memory.





The five pipeline stages are:

- \diamond IF Instruction cache fetch
- ♦ RF Register fetch
- ♦ EX Execution
- ♦ DC Data cache fetch
- WB Write back

Figure 2-10 shows the five stages of the instruction pipeline. In this figure, a row indicates the execution process of each instruction, and a column indicates the processes executed simultaneously.







Figure 2-10. Instruction Execution in the Pipeline



2.3.1.2 Pipeline activities

(1) MIPS III instruction

Figure 2-11 shows the activities that can occur during each pipeline stage in MIPS III Instruction mode. Table 2-22 describes these pipeline activities.






Table 2-22. Operation in Each Stage of Pipeline (MIPS III)

Stage	Mnemonic	Description
IF	ITLB	Instruction address conversion
	ICA	Instruction cache array access
RF	IDEC	Instruction decode
	RF	Register operand fetch
	ITC	Instruction tag check (in MIPS III instruction mode)
EX	EX	Execution stage
	BAC	Branch address calculation
	DVA	Data virtual address calculation
DC	DLA	Data cache load align
	DSA	Store align
	DCA	Data cache address decode/array access
	DTLB	Data address conversion
	DTC	Data tag check
	DTD	Data transfer to data cache
WB	DCW	Write to data cache
	WB	Write back to register file



2.3.2 Branch delay

During a VR4120A's pipeline operation, a one-cycle branch delay occurs when:

- Target address is calculated by a Jump instruction
- Branch condition of branch instruction is met and then logical operation starts for branch-destination comparison

The instruction location following the Jump/Branch instruction is called a branch delay slot.

The instruction address generated at the EX stage in the Jump/Branch instruction are available in the IF stage, two instructions later. In MIPS III instruction mode, branch delay is two cycles. One instruction in the branch delay slot is executed, except for likely instruction.

Figure 2-12 illustrates the branch delay and the location of the branch delay slot during MIPS III instruction mode.




Figure 2-12. Branch Delay (In MIPS III Instruction Mode)

2.3.3 Load delay

In the case of a load instruction, 2 cycles are required for the DC stage, for reading from the data cache and performing data alignment. In this case, the hardware automatically generates on interlock.

A load instruction that does not allow its result to be used by the instruction immediately following is called a delayed load instruction. The instruction immediately following this delayed load instruction is referred to as the load delay slot.

In the VR4120A, the instruction immediately following a load instruction can use the contents of the loaded register, however in such cases hardware interlocks insert additional delay cycles. Consequently, scheduling load delay slots can be desirable, both for performance and VR-Series processor compatibility.



2.3.4 Pipeline operation


The operation of the pipeline is illustrated by the following examples that describe how typical instructions are executed. The instructions described are six: ADD, JALR, BEQ, TLT, LW, and SW. Each instruction is taken through the pipeline and the operations that occur in each relevant stage are described.

2.3.4.1 Add instruction (ADD rd, rs, rt)

IF stage	In the IF stage, the eleven least-significant bits of the virtual access are used to access the
	instruction cache. The cache index is compared with the page frame number and the cache
	data is read out. The virtual PC is incremented by 4 so that the next instruction can be fetched.
RF stage	The 2-port register file is addressed with the rs and rt fields and the register data is valid at the
	register file output. At the same time, bypass multiplexers select inputs from either the EX- or
	DC-stage output in addition to the register file output, depending on the need for an operand
	bypass.
EX stage	The ALU controls are set to do an A + B operation. The operands flow into the ALU inputs, and
	the ALU operation is started. The result of the ALU operation is latched into the ALU output
	latch.
DC stage	This stage is a NOP for this instruction. The data from the output of the EX stage (the ALU) is
	moved into the output latch of the DC.
W/P stage	The WR latch foods the data to the inputs of the register file, which is addressed by the rd field

WB stage The WB latch feeds the data to the inputs of the register file, which is addressed by the rd field. The file write strobe is enabled. The data is written into the file.

Figure 2-13. ADD Instruction Pipeline Activities (In MIPS III Instruction Mode)






2.3.4.2 Jump and link register instruction (JALR rd, rs)

IF stage RF stage	Same as the IF stage for the ADD instruction. A register specified in the rs field is read from the file at the RF stage, and the value read from the rs register is input to the virtual PC latch synchronously. This value is used to fetch an instruction at the jump destination. The value of the virtual PC incremented during the IF stage is incremented again to produce the link address PC + 8 where PC is the address of the JALR
	instruction. The resulting value is the PC to which the program will eventually return. This
	value is placed in the Link output latch of the Instruction Address unit.
EX stage	The PC + 8 value is moved from the Link output latch to the output latch of the EX stage.
DC stage	The PC + 8 value is moved from the output latch of the EX stage to the output latch of the DC stage.
WB stage	Refer to the ADD instruction. Note that if no value is explicitly provided for rd then register 31 is
	used as the default. If rd is explicitly specified, it cannot be the same register addressed by rs;
	if it is, the result of executing such an instruction is undefined.

Figure 2-14. JALR Instruction Pipeline Activities (In MIPS III Instruction Mode)





2.3.4.3 Branch on equal instruction (BEQ rs, rt, offset)


IF stage Same as the IF stage for the ADD instruction.

RF stage The register file is addressed with the rs and rt fields. A check is performed to determine if each corresponding bit position of these two operands has equal values. If they are equal, the PC is set to PC + target, where target is the sign-extended offset field. If they are not equal, the PC is set to PC + 4.

EX stage The next PC resulting from the branch comparison is valid for instruction fetch.

- DC stage This stage is a NOP for this instruction.
- WB stage This stage is a NOP for this instruction.

Figure 2-15. BEQ Instruction Pipeline Activities (In MIPS III Instruction Mode)






2.3.4.4 Trap if less than instruction (TLT rs, rt)

- IF stage Same as the IF stage for the ADD instruction.
- RF stage Same as the RF stage for the ADD instruction.
- EX stage ALU controls are set to do an A B operation. The operands flow into the ALU inputs, and the ALU operation is started. The result of the ALU operation is latched into the ALU output latch. The sign bits of operands and of the ALU output latch are checked to determine if a less than condition is true. If this condition is true, a Trap exception occurs. The value in the PC register is used as an exception vector value, and from now on any instruction will be invalid.
- DC stage No operation

WB stage The value of the PC is loaded to EPC register if the less than condition was met in the EX stage. The Cause register ExCode field and BD bit are updated appropriately, as is the EXL bit of the Status register. If the less than condition was not met in the EX stage, no activity occurs in the WB stage.








2.3.4.5 Load word instruction (LW rt, offset (base))

- IF stage Same as the IF stage for the ADD instruction.
- RF stage Same as the RF stage for the ADD instruction. Note that the base field is in the same position as the rs field.
- EX stage Refer to the EX stage for the ADD instruction. For LW, the inputs to the ALU come from GPR[base] through the bypass multiplexer and from the sign-extended offset field. The result of the ALU operation that is latched into the ALU output latch represents the effective virtual address of the operand (DVA).
- DC stage The cache tag field is compared with the Page Frame Number (PFN) field of the TLB entry. After passing through the load aligner, aligned data is placed in the DC output latch.
- WB stage The cache read data is written into the register file addressed by the rt field.

Figure 2-17. LW Instruction Pipeline Activities (In MIPS III Instruction Mode)






2.3.4.6 Store word instruction (SW rt, offset (base))

IF stage	Same as the IF stage for the ADD instruction.
RF stage	Same as the RF stage for the LW instruction.
EX stage	Refer to the LW instruction for a calculation of the effective address. From the RF output latch, the GPR[rt] is sent through the bypass multiplexer and into the main shifter, where the shifter
	performs the byte-alignment operation for the operand. The results of the ALU are latched in the output latches. The shift operations are latched in the output latches.
DC stage	Refer to the LW instruction for a description of the cache access.
WB stage	If there was a cache hit, the content of the store data output latch is written into the data cache at the appropriate word location.
	Note that all store instructions use the data cache for two consecutive PCycles. If the following instruction requires use of the data cache, the pipeline is slipped for one PCycle to complete the
	writing of an aligned store data.









2.3.5 Interlock and exception handling

Smooth pipeline flow is interrupted when cache misses or exceptions occur, or when data dependencies are detected. Interruptions handled using hardware, such as cache misses, are referred to as interlocks, while those that are handled using software are called exceptions. As shown in Figure 2-19, all interlock and exception conditions are collectively referred to as faults.





At each cycle, exception and interlock conditions are checked for all active instructions.

Because each exception or interlock condition corresponds to a particular pipeline stage, a condition can be traced back to the particular instruction in the exception/interlock stage, as shown in Table 2-23. For instance, an LDI Interlock is raised in the Register Fetch (RF) stage.

Table 2-24 and Table 2-25 describe the pipeline interlocks and exceptions listed in Table 2-23.

 \star

Table 2-23. Correspondence of Pipeline Stage to Interlock and Exception Conditions

Status	Stage	IF	RF	EX	DC	WB
Interlock	Stall	-	ITM ICM	_	DTM DCM DCB	-
	Slip	_	LDI MDI SLI CP0	I	I	-
Exception		IAErr	NMI ITLB INTr IBE SYSC BP CUn RSVD	Trap OVF DAErr	Reset DTLB TMod WAT DBE	_

Remark In the above table, exception conditions are listed up in higher priority order.



Phase-out/Discontinued

Table 2-24. Pipeline Interlock

Interlock	Description						
ITM	Instruction TLB Miss						
ICM	Instruction Cache Miss						
LDI	Load Data Interlock						
MDI	MD Busy Interlock						
SLI	Store-Load Interlock						
CP0	Coprocessor 0 Interlock						
DTM	Data TLB Miss						
DCM	Data Cache Miss						
DCB	Data Cache Busy						

Table 2-25. Description of Pipeline Exception

Exception	Description
IAErr	Instruction Address Error exception
NMI	Non-maskable Interrupt exception
ITLB	ITLB exception
INTr	Interrupt exception
IBE	Instruction Bus Error exception
SYSC	System Call exception
BP	Breakpoint exception
CUn	Coprocessor Unusable exception
RSVD	Reserved Instruction exception
Trap	Trap exception
OVF	Integer overflow exception
DAErr	Data Address Error exception
Reset	Reset exception
DTLB	DTLB exception
DTMod	DTLB Modified exception
WAT	Watch exception
DBE	Data Bus Error exception

★




2.3.5.1 Exception conditions

When an exception condition occurs, the relevant instruction and all those that follow it in the pipeline are cancelled. Accordingly, any stall conditions and any later exception conditions that may have referenced this instruction are inhibited; there is no benefit in servicing stalls for a cancelled instruction.

When an exceptional conditions is detected for an instruction, the V_R4120A will discard it and all following instructions. When this instruction reaches the WB stage, the exception flag and various information items are written to CP0 registers. The current PC is changed to the appropriate exception vector address and the exception bits of earlier pipeline stages are cleared.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus the value in the EPC is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.





2.3.5.2 Stall conditions

Stalls are used to stop the pipeline for conditions detected after the RF stage. When a stall occurs, the processor will resolve the condition and then the pipeline will continue. Figure 2-21 shows a data cache miss stall, and Figure 2-22 shows a CACHE instruction stall.




Figure 2-21. Data Cache Miss Stall


<1> Detect data cache miss

<2> Start moving data cache line to write buffer

<3> Get last word into cache and restart pipeline

If the cache line to be replaced is dirty — the W bit is set — the data is moved to the internal write buffer in the next cycle. The write-back data is returned to memory. The last word in the data is returned to the cache at 3, and pipelining restarts.





<1> CACHE instruction start

<2> CACHE instruction complete


When the CACHE instruction enters the DC stage, the pipeline stalls while the CACHE instruction is executed. The pipeline begins running again when the CACHE instruction is completed, allowing the instruction fetch to proceed.



2.3.5.3 Slip conditions

During the RF stage and the EX stage, internal logic will determine whether it is possible to start the current instruction in this cycle. If all of the source operands are available (either from the register file or via the internal bypass logic) and all the hardware resources necessary to complete the instruction will be available whenever required, then the instruction "run"; otherwise, the instruction will "slip". Slipped instructions are retired on subsequent cycles until they issue. The backend of the pipeline (stages DC and WB) will advance normally during slips in an attempt to resolve the conflict. NOPs will be inserted into the bubble in the pipeline. Instructions killed by branch likely instructions, ERET or exceptions will not cause slips.

Figure 2-23. Load Data Interlock



<1> Detect load data interlook

<2> Get the target data

Load Data Interlock is detected in the RF stage shown in as Figure 2-23 and also the pipeline slips in the stage. Load Data Interlock occurs when data fetched by a load instruction and data moved from HI, LO or CP0 registers is required by the next immediate instruction. The pipeline begins running again when the clock after the target of the load is read from the data cache, HI, LO and CP0 registers. The data returned at the end of the DC stage is input into the end of the RF stage, using the bypass multiplexers.






Figure 2-24. MD Busy Interlock

<1> Detect load data interlook

<2> Get the target data

MD Busy Interlock is detected in the RF stage as shown in Figure 2-24 and also the pipeline slips in the stage. MD Busy Interlock occurs when HI/LO register is required by MFHI/MFLO instruction before finishing Mult/Div execution. The pipeline begins running again the clock after finishing Mult/Div execution. The data returned from the HI/LO register at the end of the DC stage is input into the end of the RF stage, using the bypass multiplexers.

Store-Load Interlock is detected in the EX stage and the pipeline slips in the RF stage. Store-Load Interlock occurs when store instruction followed by load instruction is detected. The pipeline begins running again one clock after.

Coprocessor 0 Interlock is detected in the EX stage and the pipeline slips in the RF stage. A coprocessor interlock occurs when an MTC0 instruction for the Configuration or Status register is detected.

The pipeline begins running again one clock after.

2.3.5.4 Bypassing

In some cases, data and conditions produced in the EX, DC and WB stages of the pipeline are made available to the EX stage (only) through the bypass data path.

Operand bypass allows an instruction in the EX stage to continue without having to wait for data or conditions to be written to the register file at the end of the WB stage. Instead, the Bypass Control Unit is responsible for ensuring data and conditions from later pipeline stages are available at the appropriate time for instructions earlier in the pipeline.

The Bypass Control Unit is also responsible for controlling the source and destination register addresses supplied to the register file.



2.3.6 Program compatibility

The VR4120A core is designed taking into consideration program compatibility with other VR-Series processors. However, because the VR4120A differs from other processors in its architecture, it may not be able to run some programs that run on other processors. Likewise, programs that run on the VR4120A will not necessarily run on other processors. Matters which should be paid attention to when porting programs between the VR4120A core and other VR-Series processors are listed below.

- The VR4120A core does not support floating-point instructions since it has no Floating-Point Unit (FPU).
- Multiply-add instructions (DMACC, MACC) are added in the VR4120A.
- Instructions for power modes (HIBERNATE, STANDBY, SUSPEND) are added in the VR4120A to support power modes.
- The VR4120A does not have the LL bit to perform synchronization of multiprocessing. Therefore, the CPU core does not support instructions which manipulate the LL bit (LL, LLD, SC, SCD).
- A 16-bit length MIPS16 instruction set is added in the VR4120A (but the μPD98501 does not support MIPS16 mode).
- The CP0 hazards of the VR4120A are equally or less stringent than those of other processors (for details, see APPENDIX B VR4120A COPROCESSOR 0 HAZARDS).
- An instruction for debug has been added for the VR4120A. However, this instruction cannot be used for the VR4120A.

For more information, refer to **APPENDIX A MIPS III INSTRUCTION SET DETAILS**, the VR4100, VR4111[™] User's Manual, or the VR4300[™] User's Manual.

The list of instructions supported by VR-Series products is shown below.

Product		V⊧4100 V⊧4102™	V _R 4111	VR4120A Core VR4122	V⊧4300 V⊧4305™ V⊧4310™	V _R 5000™ V _R 10000™
MIPS I instruction	on set	0	0	О	0	О
MIPS II instruct	ion set	О	О	О	0	0
MIPS III instruct	tion set	0	0	О	0	0
	LL bit operation	×	×	×	0	0
MIPS IV instruc	tion set	×	×	×	Х	0
MIPS16 instruct	tion set	×	0	O ^{Note}	Х	×
16-bit multiply-add operation		0	0	O (Use of 32-bit multiply-add operation	×	×
32-bit multiply-add operation		×	×	0	×	×
Floating-point operation		×	×	×	0	0
Power mode tra	Insfer	0	0	0	Х	х

Table 2-26. VR Series Supported Instructions

Note The μPD98501 does not support MIPS16 mode. The MIPD16EN pin (located at AF14) should be connected to GND.



★ 2.4 Memory Management System

The V_B4120A Core provides a memory management unit (MMU) which uses a translation lookaside buffer (TLB) to translate virtual addresses into physical addresses. This chapter describes the virtual and physical address spaces, the virtual-to-physical address translation, the operation of the TLB in making these translations, and the CP0 registers that provide the software interface to the TLB.

2.4.1 Translation lookaside buffer (TLB)

Virtual addresses are translated into physical addresses using an on-chip TLB^{Note}. The on-chip TLB is a fullyassociative memory that holds 32 entries, which provide mapping to odd/even page in pairs for one entry. These pages can have five different sizes, 1 K, 4 K, 16 K, 64 K, and 256 K, and can be specified in each entry. If it is supplied with a virtual address, each of the TLB entries is checked simultaneously to see whether they match the virtual addresses that are provided with the ASID field and saved in the EntryHi register.

If there is a virtual address match, or "hit," in the TLB, the physical page number is extracted from the TLB and concatenated with the offset to form the physical address.

If no match occurs (TLB "miss"), an exception is taken and software refills the TLB from the page table resident in memory. The software writes to an entry selected using the Index register or a random entry indicated in the Random register.

If more than one entry in the TLB matches the virtual address being translated, the operation is undefined and the TLB may be disabled.

Note Depending on the address space, virtual addresses may be converted to physical addresses without using a TLB. For example, address translation for the kseg0 or kseg1 address space does not use mapping. The physical addresses of these address spaces are determined by subtracting the base address of the address space from the virtual addresses.



2.4.1.1 Format of TLB entry

Figure 2-25 shows the TLB entry formats for both 32- and 64-bit modes. Each field of an entry has a corresponding field in the EntryHi, EntryLo0, EntryLo1, or PageMask registers.

								(a)) 32-l	oit mo	de									
127							11	15 11	4		107	106	6							96
				0						MASK	ζ				0					
				13						8					11					
95											75	74	73 72	71						64
						VPN	2					G	0			AS	SID			
						21						1	2			ξ	3			
63		60	59											38	37		35	34	33	32
	0								PFN							С		D	۷	0
L	4								22							3		1	1	1
31		28	27											6	5		3	2	1	0
	0								PFN							С		D	۷	0
	4								22						-	3		1	1	1
255								(b) 64-l	oit mo	de	21 [.]	1 210	20)3 2	02				192
							0						Ν	IASK				0		
						4	45							8				11		
191 1	89					1	68	167						1	39		135			128
R				0							VPN2				G	0		AS	ID	
2				22							29				1	2		8	}	
127										92	91						70	69		64
					0								PF	N				С	D	VO
					36								22					3	1	11
63										00	27						6	5		0
			_							28										
					0					28			PF	N				С	P	

Figure 2-25. Format of TLB Entry

The format of the EntryHi, EntryLo0, EntryLo1, and PageMask registers is almost the same as a TLB entry. However, the bit at the position corresponding to the TLB G bit is reserved (0) in the EntryHi register. The bit at the position corresponding to the G bit of the EntryLo register is reserved (0) in the TLB. For details of other areas, refer to the description of the relevant registers.

The contents of the TLB entries can be read or written via the EntryHi, EntryLo0, EntryLo1, and PageMask registers using a TLB manipulation instruction, as shown in Figure 2-26. The target entry is either one specified by the Index register, or a random entry indicated by the Random register.






Figure 2-26. Outline of TLB Manipulation

2.4.1.2 TLB instructions

The instructions used for TLB control are described below.

(1) TLBP (Translation lookaside buffer probe)

The translation lookaside buffer probe (TLBP) instruction loads the Index register with a TLB entry number that matches the contents of the EntryHi register. If there is no matching TLB entry, the most significant bit of the Index register is set (1).

(2) TLBR (Translation lookaside buffer read)

The translation lookaside buffer read (TLBR) instruction writes the EntryHi, EntryLo0, EntryLo1, and PageMask registers with the contents of the TLB entry indicated by the content of the Index register.

(3) TLBWI (Translation lookaside buffer write index)

The translation lookaside buffer write index (TLBWI) instruction writes the contents of the EntryHi, EntryLo0, EntryLo1, and PageMask registers to the TLB entry indicated by the contents of the Index register.

(4) TLBWR (Translation lookaside buffer write random)

The translation lookaside buffer write random (TLBWR) instruction writes the contents of the EntryHi, EntryLo0, EntryLo1, and PageMask registers to the TLB entry indicated by the contents of the Random register.

2.4.1.3 TLB exception

If there is no TLB entry that matches the virtual address, a TLB Refill exception occurs. If there is a TLB entry that matches the virtual address but the access control bits (D and V) indicate that the access is not valid, a TLB Modified or TLB Invalid exception occurs. If the C field is 010, the retrieved physical address directly accesses main memory, bypassing the cache.

Refer to 2.5 Exception Processing for details of TLB exceptions.

2.4.2 Virtual-to-physical address transition

Converting a virtual address to a physical address begins by comparing the virtual address from the CPU with the virtual addresses of all entries in the TLB. First, one of the following comparisons is made for the virtual page number (VPN) of the address:

- In 32-bit mode: The higher bits^{Note} of the virtual address are compared to the contents of the VPN2 (virtual page number divided by two) of each TLB entry.
- In 64-bit mode: The higher bits^{Note} of the virtual address are compared to the contents of the R and the VPN2 (virtual page number divided by two) of each TLB entry.
- **Note** The number of bits differs depending on the page size. The table below shows examples of the higher bits of the virtual address with page sizes of 256 KB and 1 KB.

Page Size	256 KB	1 KB
Mode		
32-bit mode	Bits 31 to 19	Bits 31 to 11
64-bit mode	Bits 63, 62, 39 to 19	Bits 63, 62, 39 to 11

When there is an entry which has a field with the same contents in this comparison, if either of the following applies, a match occurs.

- The Global bit (G) of the TLB entry is set to 1
- The ASID field of the virtual address is the same as the ASID field of the TLB entry.

This match is referred to as a TLB hit.

If the matching entry is in the TLB, the physical address and access control bits (C, D, V) are read out from that entry. In order to perform valid address conversion, the entry's V bit must be set (1), but this is unrelated to the determination of the matching TLB entry. An offset value is added to the physical address that was read out. The offset indicates an address inside the page frame space. The offset part bypasses the TLB and the lower bits of the virtual address are output as are.

If there is no match, the VR4120A core generates a TLB Refill exception and references the page table in the memory in which the virtual addresses and physical addresses have been paired, the contents of which are then written to the TLB via software.

Figure 2-27 shows a summary of address conversion, and Figure 2-28 the TLB address conversion flowchart.






Figure 2-27. Virtual-to-Physical Address Translation

- <1> The virtual address page number (VPN, higher bits in the address) is compared with the VPN in the TLB.
- <2> If there is a match, the page frame number (PFN) representing the higher bits of the physical address is output from the TLB.
- <3> The offset is then added to the PFN, which bypasses the TLB.






Figure 2-28. TLB Address Translation



2.4.2.1 32-bit mode address translation

Figure 2-29 shows the virtual-to-physical-address translation of a 32-bit mode address. The pages can have five different sizes between 1 Kbyte (10 bits) and 256 Kbytes (18 bits), each being 4 times as large as the preceding one in ascending order, that is 1 K, 4 K, 16 K, 64 K, and 256 K.

- Shown at the top of Figure 2-29 is the virtual address space in which the page size is 1 Kbyte and the offset is 10 bits. The 22 bits excluding the ASID field represents the virtual page number (VPN), enabling selecting a page table of 4 M entries.
- Shown at the bottom of Figure 2-29 is the virtual address space in which the page size is 256 Kbytes and the offset is 18 bits. The 14 bits excluding the ASID field represents the VPN, enabling selecting a page table of 16 K entries.




Figure 2-29. 32-bit Mode Virtual Address Translation

Note User, Supervisor, or Kernel address space is selected by bits 31 to 29 of the virtual address.



2.4.2.2 64-bit mode address translation

Figure 2-30 shows the virtual-to-physical-address translation of a 64-bit mode address. This figure illustrates the two possible page size; a 1-Kbyte page (10 bits) and a 256-Kbyte page (18 bits).

- Shown at the top of Figure 2-30 is the virtual address space in which the page size is 1 Kbyte and the offset is 10 bits. The 30 bits excluding the ASID field represents the virtual page number (VPN), enabling selecting a page table of 1 G entry.
- Shown at the bottom of Figure 2-30 is the virtual address space in which the page size is 256 Kbytes and the offset is 18 bits. The 22 bits excluding the ASID field represents the VPN, enabling selecting a page table of 4 M entries.




Figure 2-30. 64-bit Mode Virtual Address Translation

Note User, Supervisor, or Kernel address space is selected by bits 63 and 62 of the virtual address.



2.4.3 Virtual address space

The address space is extended in the memory management system by converting (translating) huge virtual memory addresses into physical addresses.

The physical address space of the VR4120A core is 4 GB and 32-bit width addresses are used. For the virtual address space, up to 2 GB (231 bytes) are provided as a user's area and 32-bit width addresses are used in the 32-bit mode. In the 64-bit mode, up to 1 terabyte (240 bytes) is provided as a user's area and 64-bit width addresses are used. For the format of the TLB entry in each mode, refer to **2.4.1.1 Format of TLB entry**.

As shown in Figure 2-29 and Figure 2-30, the virtual address is extended with an address space ID (ASID), which reduces the frequency of TLB flushing when switching contexts.

2.4.3.1 Operating modes

The processor has three operating modes that function in both 32- and 64-bit operations:

- \diamond User mode
- ♦ Supervisor mode
- ♦ Kernel mode

User and Kernel modes are common to all VR-Series processors. Generally, Kernel mode is used to execute the operating system, while User mode is used to run application programs. The VR4000 Series processors have a third mode, which is called Supervisor mode and categorized in between User and Kernel modes. This mode is used to configure a high-security system.

When an exception occurs, the CPU enters Kernel mode, and remains in this mode until an exception return instruction (ERET) is executed. The ERET instruction brings back the processor to the mode in which it was just before the exception occurs.

2.4.3.2 User mode virtual addressing

In User mode, a 2 GB (2³¹ bytes) virtual address space (useg) can be used in 32-bit mode. In 64-bit mode, a 1terabyte (2⁴⁰ bytes) virtual address space (xuseg) can be used. As shown in Figure 2-29 and Figure 2-30, each virtual address is extended independently as another virtual address by setting an 8-bit address space ID area (ASID), to support user processes of up to 256. The contents of the TLB can be retained after context switching by allocating each process by ASID. useg and xuseg can be referenced via the TLB. Whether a cache is used or not is determined for each page by the TLB entry (depending on the C bit setting in the TLB entry).

The user segment starts at address 0 and the current active user process resides in either useg (in 32-bit mode) or xuseg (in 64-bit mode).

The VR4120A core operates in User mode when the Status register contains the following bit-values:

- KSU field = 10
- EXL bit = 0
- ERL bit = 0

In addition to these bits, the UX bit in the Status register selects addressing mode as follows:

- When UX bit = 0: 32-bit useg space is selected.
- When UX bit = 1: 64-bit xuseg space is selected.

Figure 2-31 shows User mode mapping and Table 2-27 lists the characteristics of the user segments (useg and xuseg).






Figure 2-31. User Mode Address Space

Note The VR4120A core uses 64-bit addresses internally. When the VR4120A core is running in Kernel mode, it saves the contents of each register and initializes them before switching the context. For 32-bit mode addressing, the value generated by sign-extending bit 31 of a 32-bit value to bits 32 to 63 is used. Usually, it is impossible for 32-bit mode programs to generate invalid addresses. If context switching occurs and the VR4120A core enters Kernel mode, however, an attempt may be made to store an address other than the sign-extended 32-bit address mentioned above in a 64-bit register. In this case, User-mode programs are likely to generate an invalid address.

Mode	Address Bit	Sta	tus Regis	ster Bit Va	alue	Segment	Address Range	Size
	Value	KSU	EXL	ERL	UX	Name		
32-bit	A31 = 0	10	0	0	0	useg	0000_0000H to 7FFF_FFFH	2 GB (2 ³¹ bytes)
64-bit	A(63:40) = 0	10	0	0	1	xuseg	0000_0000_0000_0000H to 0000_00FF_FFFF_FFFH	1 terabyte (2 ⁴⁰ bytes)

(1) useg (32-bit mode)

When UX bit = 0 in the Status register and the most significant bit of the virtual address is 0, this virtual address space is labeled useg.

Any attempt to reference an address with the most-significant bit of 1 causes an Address Error exception (refer to **Section 2.5 Exception Processing**).

The TLB refill vector is used when TLB Refill exception occurs.

(2) xuseg (64-bit mode)

When UX bit = 1 in the Status register and bits 63 to 40 of the virtual address are all 0, this virtual address space is labeled xuseg, and 1 terabyte (2^{40} bytes) of the user address space can be used.

Any attempt to reference an address with bits 63 to 40 equal to 1 causes an Address Error exception (refer to **Section 2.5 Exception Processing**).

The XTLB refill vector is used when TLB Refill exception occurs.



2.4.3.3 Supervisor-mode virtual addressing

Supervisor mode shown in Figure 2-32 is designed for layered operating systems in which a true kernel runs in Kernel mode, and the rest of the operating system runs in Supervisor mode.

All of the supervisor space (suseg, sseg, xsuseg, xsseg, and csseg spaces) are referenced via the TLB. Whether the cache can be used or not is determined by C bit of each page's TLB entry.

The processor operates in Supervisor mode when the Status register contains the following bit-values:

- ♦ KSU = 01
- \Rightarrow EXL = 0
- \Rightarrow ERL = 0

In conjunction with these bits, the SX bit in the Status register selects Supervisor mode addressing:

- \diamond When SX = 0: 32-bit supervisor space is selected.
- ♦ When SX = 1: 64-bit supervisor space is selected.

Figure 2-32 shows the supervisor mode address mapping, and Table 2-28 lists the characteristics of the Supervisor mode segments.




Figure 2-32. Supervisor Mode Address Space

Note The VR4120A uses 64-bit addresses within it. For 32-bit mode addressing, bit 31 is sign-extended to bits 32 to 63, and the resulting 32 bits are used for addressing. Usually, it is impossible for 32-bit mode programs to generate invalid addresses. In an operation of base register + offset for addressing, however, a two's complement overflow may occur, causing an invalid address. Note that the result becomes undefined. Two factors that can cause a two's complement follow:

When offset bit 15 is 0, base register bit 31 is 0, and bit 31 of the operation "base register + offset" is 1
 When offset bit 15 is 1, base register bit 31 is 1, and bit 31 of the operation "base register + offset" is 0



Address Bit	Status Register Bit Value		dress Bit S		Segment	Address Range	Size
Value	KSU	EXL	ERL	SX	Name		
32-bit A31 = 0	01	0	0	0	suseg	0000_0000H to 7FFF_FFFH	2 Gbytes (2 ³¹ bytes)
32-bit A(31:29) = 110	01	0	0	0	sseg	C000_0000H to DFFF_FFFFH	512 Mbytes (2 ²⁹ bytes)
64-bit A(63:62) = 00	01	0	0	1	xsuseg	0000_0000_0000_0000H to 0000_00FF_FFF_FFFH	1 Tbyte (2⁴⁰ bytes)
64-bit A(63:62) = 01	01	0	0	1	xsseg	4000_0000_0000_0000H to 4000_00FF_FFF_FFFH	1 Tbyte (2 ^{₄₀} bytes)
64-bit A(63:62) = 11	01	0	0	1	csseg	FFFF_FFFF_C000_0000H to FFFF_FFFF_DFFF_FFFH	512 Mbytes (2 ²⁹ bytes)

(1) suseg (32-bit supervisor mode, user space)

When SX = 0 in the Status register and the most-significant bit of the virtual address space is set to 0, the suseg virtual address space is selected; it covers 2 Gbytes (2^{31} bytes) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space starts at virtual address 0000_0000H and runs through 7FFF_FFFH.

(2) sseg (32-bit supervisor mode, supervisor space)

When SX = 0 in the Status register and the most-significant three bits of the virtual address space are 110, the sseg virtual address space is selected; it covers 512 Mbytes (2²⁹ bytes) of the current supervisor virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space begins at virtual address C000_0000H and runs through DFFF_FFFH.

(3) xsuseg (64-bit supervisor mode, user space)

When SX = 1 in the Status register and bits 63 and 62 of the virtual address space are set to 00, the xsuseg virtual address space is selected; it covers 1 Tbyte (2^{40} bytes) of the current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space starts at virtual address 0000_0000_0000_0000H and runs through 0000_00FF_FFFF_FFFFH.

(4) xsseg (64-bit supervisor mode, current supervisor space)

When SX = 1 in the Status register and bits 63 and 62 of the virtual address space are set to 01, the xsseg virtual address space is selected; it covers 1 Tbyte (2^{40} bytes) of the current supervisor virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space begins at virtual address 4000_0000_0000_0000H and runs through 4000_00FF_FFFF_FFFF.



(5) csseg (64-bit supervisor mode, separate supervisor space)

When SX = 1 in the Status register and bits 63 and 62 of the virtual address space are set to 11, the csseg virtual address space is selected; it covers 512 Mbytes (2^{29} bytes) of the separate supervisor virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address. This mapped space begins at virtual address FFFF_FFFF_C000_0000H and runs through FFFF_FFFF_DFFFF_FFFH.

2.4.3.4 Kernel-mode virtual addressing

If the Status register satisfies any of the following conditions, the processor runs in Kernel mode.

- ♦ KSU = 00
- \Rightarrow EXL = 1
- ♦ ERL = 1

The addressing width in Kernel mode varies according to the state of the KX bit of the Status register, as follows:

\diamond When KX = 0:	32-bit kernel space is selected.
\diamond When KX = 1:	64-bit kernel space is selected.

The processor enters Kernel mode whenever an exception is detected and it remains in Kernel mode until an exception return (ERET) instruction is executed and results in ERL and/or EXL = 0. The ERET instruction restores the processor to the mode existing prior to the exception.

Kernel mode virtual address space is divided into regions differentiated by the high-order bits of the virtual address, as shown in Figure 2-33. Table 2-29 lists the characteristics of the 32-bit Kernel mode segments, and Table 2-30 lists the characteristics of the 64-bit Kernel mode segments.



FFFF FFFFH0.5 Gbytes with TLB mappingkseg3FFFF FFFF FFFF FFFF FFFFFH0.5 Gbytes with TLB mappingckseg3C000 0000H DFFF FFFFH0.5 Gbytes with TLB mappingksseg3FFFF FFFF FFFF C000 0000H FFFF FFFF FFFF FFFF A000 0000H FFFF FFFF FFFF FFFF FFFFH0.5 Gbytes with TLB mapping uncacheableckseg1C000 0000H BFFF FFFFH0.5 Gbytes without TLB mapping uncacheableKsseg1FFFF FFFF FFFF FFFFH FFFF FFFF FFFFH0.5 Gbytes without TLB mapping uncacheableckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping cacheableKseg1FFFF FFFF FFFFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping cacheableKseg0C000 00FF 8000 0000H C000 00FF 7FFF FFFFH0.5 Gbytes without TLB mapping cacheableKseg0C000 00FF 8000 0000H C000 00FF 7FFF FFFFH8000 0000 0000 0000 0000 0000 (see Figure 2-34)xksegWith TLB mapping (see Figure 2-34)xkseg2 Gbytes with TLB mapping2 Gbytes with TLB mappingKuseg4000 0100 0000 0000H 3FFF FFFF FFFF FFFFFAddress error4000 0000 0000 0000 0000 0000H3FFF FFFF FFFF FFFFF FFFFF 0000 0000 0000 0000H1 Tbyte with TLB mappingxkseg0000 0000 0000 0000H3FFF FFFF FFFF FFFFF 0000 000FF FFFF FFFFF 0000 0000 0000H1 Tbyte with TLB mappingxkseg0000 0000 0000H0000 0000 0000H1 Tbyte with TLB mappingxkuseg		32-bit mode Note 1		64-bit mode			
E000 000H DFFF FFFFHTLB mappingkseg3FFFF FFFF E000 0000H FFFF FFFF E0FF FFFFHTLB mappingcksseg0.5 Gbytes with TLB mapping uncacheable0.5 Gbytes without TLB mapping uncacheablekseg1FFFF FFFF FFFF A000 0000H FFFF FFFF FFFF A000 0000H FFFF FFFFF FFFFF Address error0.5 Gbytes without TLB mapping cacheableckseg1A000 0000H 9FFF FFFFF0.5 Gbytes without TLB mapping cacheablekseg1FFFF FFFF FFFF FFFF FFFF C000 00FF A000 0000H C000 00FF FFFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg1A000 0000 9FFF FFFFH0.5 Gbytes without TLB mapping cacheablekseg0C000 00FF FFFF FFFH C000 00FF FFFF FFFH0.5 Gbytes without TLB mapping cacheablekseg08000 0000H 7FFF FFFFH2 Gbytes with TLB mappingkseg0C000 00FF FFFF FFFFH 4000 0000 0000 0000H 3FFF FFFF FFFF FFFFHWithout TLB mapping (see Figure 2-34)xkseg2 Gbytes with TLB mappingkuseg4000 0100 0000 0000H 3FFF FFFF FFFFF FFFFH 0000 0100 0000 0000H 3FFF FFFF FFFFFFH1 Tbyte with TLB mappingxkseg4ddress error 0000 0100 0000 0000H 3FFF FFFF FFFFFFFH1 Tbyte with TLB mappingxkseg	FFFF FFFFH	0.5 Gbytes with		FFFF FFFF FFFF FFFFH		ckseq	
Los ocont DFFF FFFH0.5 Gbytes with TLB mappingkssegFFFF FFFF FFFF C000 0000H FFFF FFFF BFFF FFFFH0.5 Gbytes without TLB mapping uncacheableckssegC000 0000H BFFF FFFH0.5 Gbytes without TLB mapping uncacheableksseg1FFFF FFFF FFFF FFFFH0.5 Gbytes without TLB mapping uncacheableckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping uncacheablekseg1FFFF FFFF FFFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg0A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping cacheablekseg1C000 00FF 8000 0000H FFFF FFFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg08000 0000H 7FFF FFFF FFFFH0.5 Gbytes without TLB mapping cacheablekseg0C000 00FF 8000 0000H C000 00FF 7FFF FFFFHAddress error8000 0000 0000 0000 0000H 7FFF FFFF FFFFF2 Gbytes with TLB mappingkseg17FFF FFFF FFFFFFH FFFFFWithout TLB mapping (see Figure 2-34)kkseg2 Gbytes with TLB mapping2 Gbytes with TLB mappingKuseg7FFF FFFF FFFFFFFF FFFFFAddress error4000 0000 0000 0000 0000H 3FFF FFFF FFFF FFFFF1 Tbyte with TLB mappingkkseg4000 0100 0000 0000H 0000 0100 0000 0000H 0000 0100 0000 0000H1 Tbyte with TLB mappingkkseg4000 0100 0000 0000H 0000 0100 0000 0000H 0000 0100 0000 0000H1 Tbyte with TLB mappingkkseg			kseg3	FFFF FFFF E000 0000H	TLB mapping	onoog	
COOD 0000H BFFF FFFFH0.5 Gbytes with TLB mapping uncacheablekssegFFFF FFFF FFFF FFFFFH FFFF FFFF FFFFH0.5 Gbytes without TLB mapping uncacheableckseg1FFFF FFFF FFFFH FFFF FFFFFH0.5 Gbytes without TLB mapping uncacheableckseg1ckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping uncacheablekseg1FFFF FFFF 9FFF FFFFH FFFF FFFF FFFFFH0.5 Gbytes without TLB mapping cacheableckseg1ckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping cacheablekseg1C000 00FF 8000 0000H C000 00FF 7FFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg08000 0000H 7FFF FFFFFH0.5 Gbytes without TLB mapping cacheablekseg0C000 00FF 7FFF FFFFHAddress error8000 0000 0000 0000 0000Without TLB mapping (see Figure 2-34)xksegxkphys2 Gbytes with TLB mapping4000 0100 0000 0000H 3FFF FFFF FFFF FFFFFAddress error1 Tbyte with TLB mappingxkseg4000 0000 0000 0000 0000H 3FFF FFFF FFFF FFFFF1 Tbyte with TLB mappingxkseg				FFFF FFFF DFFF FFFFH		akaaag	
C000 0000H BFFF FFFHTLB mapping uncacheableCFFFF FFFF BFFF FFFFH FFFF FFFF B000 0000H FFFF FFFF B000 0000H FFFF FFFF B000 0000H FFFF FFFF FFFF B000 0000H FFFF FFFF FFFF B000 0000H FFFF FFFFFHC.5 Gbytes without TLB mapping cacheableckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping cacheablekseg1FFFF FFFF FFFF FFFFH C000 00FF 7FFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg1A000 0000H 9FFF FFFFH0.5 Gbytes without TLB mapping cacheableKseg1FFFF FFFF FFFFH C000 00FF 7FFF FFFFH0.5 Gbytes without TLB mapping cacheableckseg08000 0000H 7FFF FFFFH0.5 Gbytes without TLB mapping cacheableKseg0C000 00FF 8000 0000H C000 00FF 7FFF FFFFHAddress error8000 0000 0000 0000 0000H 7FFF FFFFFH2 Gbytes with TLB mappingKseg1XksegWithout TLB mapping C000 0000 0000H BFFF FFFF FFFF FFFFHWithout TLB mapping C000 0000 0000H BFFF FFFF FFFFHAddress error2 Gbytes with TLB mapping4000 000FF FFFF FFFFH 4000 000FF FFFF FFFFHAddress errorAddress error4000 0000 0000 0000H 3FFF FFFF FFFF FFFFFH 0000 0100 0000 0000H 3FFF FFFF FFFF FFFFFHAddress errorAddress error4ddress error1 Tbyte with TLB mappingxksegAddress error1 Tbyte with TLB mappingxkuseg	DFFF FFFFH	0.5 Gbytes with		FFFF FFFF C000 0000H	TLB mapping	ckssey	
Coor ocount BFFF FFFFO.5 Gbytes without TLB mapping uncacheableFFFF FFFF FFFF FFFFF FFFF FFFF FFFFFO.5 Gbytes without TLB mapping cacheableFFFF FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFF		TLB mapping	ksseg	FFFF FFFF BFFF FFFFH	0.5 Gbytes without	-	
A000 0000H 0.5 Gbytes without Kseg1 FFFF FFFF 9FFF 9FFF FFFFH 0.5 Gbytes without Ckseg0 9FFF FFFH 0.5 Gbytes without FFFF FFFF 7FFF FFFF 7FFF FFFFH Address error Address error 8000 0000H cacheable Kseg0 C000 00FF 7FFF FFFFH With TLB mapping xkseg 8000 0000H cacheable C000 00FF 7FFF FFFFH Without TLB mapping xkseg 7FFF FFFFH 2 Gbytes with TLB FFFF FFFF FFFF FFFF FFFFFH Without TLB mapping xkseg 2 Gbytes with TLB 7FFF FFFF FFFF FFFF FFFFF Address error Xkphys 4000 0100 0000 0000H 7FFF FFFF FFFFFF Address error Xkseg 4000 0000 0000 0000H 3FFF FFFF FFFF FFFFF Address error Xkseg 4000 0000 0000 0000H 3FFF FFFF FFFF FFFFF Address error Address error 0000 0100 0000 0000H 3FFF FFFF FFFF FFFFF Address error Address error 0000 0100 0000 0000H 3FFF FFFF FFFF FFFFF Address error Address error 0000 0100 0000 000H 0000 0100 0000 000H 1 Tbyte with TLB mapping				FFFF FFFF A000 0000H	uncacheable	CKSeg1	
A000 0000H uncacheable FFFF FFFF 8000 0000H cacheable Note 2 cacheable Note 2 9FFF FFFH 0.5 Gbytes without TLB mapping cacheable Address error 8000 0000H 7FFF FFFFH C000 000F 7FFF FFFFH With TLB mapping xkseg 8000 0000H C000 000F 7FFF FFFFH With TLB mapping xkseg 2 Gbytes with TLB 8000 0000 0000 0000 0000H Step 2-34) xkphys 4000 0100 0000 0000 0000H 3FFF FFFF FFFF FFFFF Address error 1 Tbyte with TLB 4000 0100 0000 0000 0000H 3FFF FFFF FFFF FFFFF Address error 1 Tbyte with TLB 0000 0100 0000 0000H 0000 0100 0000 000H 1 Tbyte with TLB xksseg 0000 0100 0000 000H 0000 0100 0000 000H 1 Tbyte with TLB xksseg			kseg1	FFFF FFFF 9FFF FFFFH	0.5 Gbytes without TLB mapping	akaag0	
9FFF FFFFH 0.5 Gbytes without TLB mapping cacheable Kseg0 C000 00FF 8000 0000H C000 00FF 7FFF FFFH Address error 8000 0000H C000 000F 7FFF FFFFH With TLB mapping (see Figure 2-34) xkseg 2 Gbytes with TLB mapping 2 Gbytes with TLB mapping 8000 0000 0000 0000 0000H Without TLB mapping (see Figure 2-34) xkphys 4000 0100 0000 0000 0000H 7FFF FFFF FFFFFH Address error Xkphys 4000 000FF FFFF FFFFFH Address error Xksseg 4000 0000 0000 0000H 1 Tbyte with TLB mapping xksseg 4000 0000 0000 0000H 3FFF FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF	A000 0000H		Ū	FFFF FFFF 8000 0000H	cacheable Note 2	CKSEGU	
8000 0000H TLB mapping cacheable kseg0 C000 00FF 8000 0000H With TLB mapping xkseg 7FFF FFFH C000 0000 0000 0000 0000H BFFF FFFF FFFF Without TLB mapping xkseg 2 Gbytes with TLB mapping 2 Gbytes with TLB 7FFF FFFF FFFF FFFF Address error Xkphys 4000 0100 0000 0000 0000H 1 Tbyte with TLB xkseg Xkseg 4000 0000 0000 0000 000H 1 Tbyte with TLB xkseg 4000 0000 0000 0000 000H 1 Tbyte with TLB xkseg 4000 0000 0000 0000 000H 1 Tbyte with TLB xkseg 1 Tbyte with TLB xkseg Xkseg 1 Tbyte with TLB Xkseg Xkseg				FFFF FFFF 7FFF FFFFH			
8000 0000H cacheable C000 00FF 7FFF FFFFH With TLB mapping xkseg 7FFF FFFFH 2 Gbytes with TLB 8000 0000 0000 0000 0000H BFFF FFFF FFFF FFFFH Without TLB mapping xkphys 2 Gbytes with TLB 7FFF FFFF FFFF FFFF FFFFFH 4000 0100 0000 0000H Address error xkseg 4000 0000 0000 0000 0000H 3FFF FFFF FFFF FFFFFH Address error xksseg 4000 0000 0000 0000H 3FFF FFFF FFFFF FFFFFH Address error xksseg 4000 0000 0000 0000H 3FFF FFFF FFFFFFFFFFFFFFFFFFFFFFFFFFFF			kseq0	C000 00FE 8000 0000H	Address error		
7FFF FFFH 2 Gbytes with TLB mapping C000 0000 0000 0000 0000 0000H With TLB mapping (see Figure 2-34) xkseg 2 Gbytes with TLB mapping 7FFF FFFF FFFF FFFF FFFFH Without TLB mapping (see Figure 2-34) xkphys 4000 0100 0000 0000 0000H 4000 0100 0000 0000H 1 Tbyte with TLB mapping xkseg 4000 0000 0000 0000 0000H 3FFF FFFF FFFFF 1 Tbyte with TLB mapping xksseg 4000 0000 0000 0000H 3FFF FFFF FFFFF 1 Tbyte with TLB mapping xksseg 0000 0100 0000 0000H 3FFF FFFF FFFFF 1 Tbyte with TLB mapping xksseg 1 Tbyte with TLB mapping xksseg xksseg 1 Tbyte with TLB xksseg xksseg	8000 000011		Ū				
2 Gbytes with TLB mapping 2 Gbytes with TLB mapping Xkphys 2 Gbytes with TLB mapping 7FFF FFFF FFFF FFFFFH Without TLB mapping (see Figure 2-34) Xkphys 4000 0100 0000 0000 0000H 4000 0100 0000 0000H 1 Tbyte with TLB mapping Xksseg 4000 0000 0000 0000 0000H 1 Tbyte with TLB mapping Xksseg 4000 0000 0000 0000 0000H 1 Tbyte with TLB mapping Xksseg 4000 0100 0000 0000 0000H 1 Tbyte with TLB mapping Xksseg 1 Tbyte with TLB mapping Xksseg Xksseg				.	With TLB mapping	xkseg	
2 Gbytes with TLB mapping 8000 0000 0000 0000 0000H Without TLB mapping (see Figure 2-34) xkphys 2 Gbytes with TLB mapping 4000 0100 0000 0000H Address error Address error 4000 0000 0000 0000 0000H 4000 0000 0000 0000H 1 Tbyte with TLB mapping xksseg 4000 0000 0000 0000 0000H 3FFF FFFF FFFFF Address error Address error 0000 0100 0000 0000H 3FFF FFFF FFFFF Address error Address error 1 Tbyte with TLB mapping xksseg xksseg	,						
2 Gbytes with TLB mapping 7FFF FFFF FFFF FFFF FFFFH Address error 4000 0100 0000 0000 0000H 1 Tbyte with TLB mapping xksseg 4000 0000 0000 0000H 3FFF FFFF FFFFFH Address error 0000 0100 0000 0000H 1 Tbyte with TLB mapping xksseg 4000 0000 0000 0000H 1 Tbyte with TLB mapping xksseg 4000 0000 0000 0000H 1 Tbyte with TLB mapping xksseg				ВЕЕЕ ЕЕЕЕ ЕЕЕЕ ЕЕЕЕН		vkobyc	
mapping 4000 0100 0000 0000H Address error 4000 00FF FFFF FFFFH 1 Tbyte with TLB xksseg 4000 0000 0000 0000H 3FFF FFFF FFFFH Address error 0000 0100 0000 0000H 0000 0000H 1 Tbyte with TLB 0000 0100 0000 0000H 0000 0000H Xksseg 1 Tbyte with TLB xksseg 1 Tbyte with TLB Xksseg				8000 0000 0000 0000H		лкрпуз	
4000 0100 0000 0000H kuseg 4000 00FF FFFF FFFFH 4000 0000 0000 0000H mapping xksseg 4000 0000 0000 0000H Mapping xksseg 4000 0000 0100 0000H Mapping xksseg 0000 0100 0000 000H Mapping Xksseg 1 Tbyte with TLB Xkuseg Xkuseg				7FFF FFFF FFFF FFFFH	Address error		
4000 0000 0000 mapping xksseg 4000 0000 0000 0000H mapping xksseg 3FFF FFFF FFFF Address error Address error 0000 0100 0000 0000H 1 the second		mapping		4000 0100 0000 0000H			
4000 0000 0000 0000H mapping 0 3FFF FFFF FFFF Address error 0000 0100 0000 0000H 0000 0000H 0000 00FF FFFF FFFFH 1 Tbyte with TLB mapping xkuseg			kuseg	4000 00FF FFFF FFFFH	1 Tbyte with TLB		
Address error 0000 0100 0000 0000H 0000 00FF FFFF FFFH 1 Tbyte with TLB mapping xkuseg				4000 0000 0000 0000H	mapping	xksseg	
0000 0100 0000 0000H 0000 00FF FFFF FFFH 1 Tbyte with TLB manning xkuseg				3FFF FFFF FFFF FFFFH			
0000 00FF FFFF FFFFH 1 Tbyte with TLB					Address error		
1 Tbyte with TLB xkuseg							
				0000 00FF FFFF FFFFH	,	xkuseq	
	0000 0000H			0000 0000 0000 0000H	mapping		

Figure 2-33. Kernel Mode Address Space

- **Notes 1.** The V_R4120A uses 64-bit addresses within it. For 32-bit mode addressing, bit 31 is sign-extended to bits 32 to 63, and the resulting 32 bits are used for addressing. Usually, a 64-bit instruction is used for the program in 32-bit mode.
 - 2. The K0 field of the Config register controls cacheability of kseg0 and ckseg0.



BFFF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFFF	
	Address error
B800 0001 0000 0000H	
B800_0000_FFFF_FFFFH	4 GB without
	TLB mapping
	cacheable
B800_0000_0000_0000H B7FF FFFF FFFF FFFFH	
B/FF_FFFF_FFFF_FFFF	
	Address error
B000_0001_0000_0000H	
B000_0000_FFFF_FFFFH	4 GB without
	TLB mapping
В000 0000 0000 0000Н	cacheable
AFFF FFFF FFFF FFFFH	
	Address error
	Address end
A800_0001_0000_0000H	
A800_0000_FFFF_FFFH	4 GB without
	TLB mapping
A800_0000_0000_0000H	cacheable
A7FF_FFFF_FFFF_FFFH	
	Address error
A000_0001_0000_0000H	
A000_0000_FFFF_FFFH	4 GB without
	TLB mapping cacheable
A000_0000_0000_0000H	cacheable
9FFF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFFF	
	Address error
0800 0001 0000 000011	
9800_0001_0000_0000H 9800_0000_FFFF_FFFFH	4 CB with suit
	4 GB without TLB mapping
	cacheable
9800_0000_0000_0000H	
97FF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFFFF	
	Address error
9000_0001_0000_0000H	
9000_0000_FFFF_FFFFH	4 GB without
	TLB mapping
	uncacheable
9000_0000_0000_0000H 8FFF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFFF	
	Address error
8800_0001_0000_0000H	
8800_0000_FFFF_FFFH	4 GB without
	TLB mapping
8800_0000_0000_0000H	cacheable
87FF FFFF FFFF FFFFH	
····	Address error
8000_0001_0000_0000H	
8000_0000_FFFF_FFFH	4 GB without
	TLB mapping
8000 0000 0000 0000H	cacheable



Address Bit Value	Status Register Bit Value			Segment	Virtual Address	Physical	Size	
	KSU	EXL	ERL	КХ	Name		Address	
A31 = 0	KSU = 00 or EXL = 1		0	kuseg	0000_0000H to 7FFF_FFFH	TLB map	2 Gbytes (2 ³¹ bytes)	
A(31:29) = 100		or ERL = 1		0	kseg0	8000_0000H to 9FFF_FFFH	0000_0000H to 1FFF_FFFFH	512 Mbytes (2 ²⁹ bytes)
A(31:29) = 101				0	kseg1	A000_0000H to BFFF_FFFH	0000_0000H to 1FFF_FFFFH	512 Mbytes (2 ²⁹ bytes)
A(31:29) = 110				0	ksseg	C000_0000H to DFFF_FFFH	TLB map	512 Mbytes (2 ²⁹ bytes)
A(31:29) = 111				0	kseg3	E000_0000H to FFFF_FFFH	TLB map	512 Mbytes (2 ²⁹ bytes)

Table 2-29. 32-bit Kernel Mode Segments

(1) kuseg (32-bit kernel mode, user space)

When KX = 0 in the Status register, and the most-significant bit of the virtual address space is 0, the kuseg virtual address space is selected; it is the current 2-Gbyte (2^{31} -byte) user address space.

The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

If the ERL bit of the Status register is 1, the user address space is assigned 2 Gbytes (2³¹ bytes) without TLB mapping and becomes unmapped (with virtual addresses being used as physical addresses) and uncached so that the cache error handler can use it. This allows the Cache Error exception code to operate uncached using r0 as a base register.

(2) kseg0 (32-bit kernel mode, kernel space 0)

When KX = 0 in the Status register and the most-significant three bits of the virtual address space are 100, the kseg0 virtual address space is selected; it is the current 512-Mbyte (2²⁹-byte) physical space.

References to kseg0 are not mapped through TLB; the physical address selected is defined by subtracting 8000_0000H from the virtual address.

The K0 field of the Config register controls cacheability (see Section 2.5 Exception Processing).

(3) kseg1 (32-bit kernel mode, kernel space 1)

When KX = 0 in the Status register and the most-significant three bits of the virtual address space are 101, the kseg1 virtual address space is selected; it is the current 512-Mbyte (2²⁹-byte) physical space.

References to kseg1 are not mapped through TLB; the physical address selected is defined by subtracting A000_0000H from the virtual address.

Caches are disabled for accesses to these addresses, and main memory (or memory-mapped I/O device registers) is accessed directly.



(4) ksseg (32-bit kernel mode, supervisor space)

When KX = 0 in the Status register and the most-significant three bits of the virtual address space are 110, the ksseg virtual address space is selected; it is the current 512-Mbyte (2²⁹-byte) virtual address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

(5) kseg3 (32-bit kernel mode, kernel space 3)

When KX = 0 in the Status register and the most-significant three bits of the virtual address space are 111, the kseg3 virtual address space is selected; it is the current 512-Mbyte (2²⁹-byte) kernel virtual space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

Address Bit	Stat	tus Regis	ter Bit V	alue	Segment	Virtual Address	Physical	Size
Value	KSU	EXL	ERL	кх	Name		Address	
A(63:62) = 00		KSU = 00 or EXL = 1)	1	xkuseg	0000_0000_0000_0000H to 0000_00FF_FFFF_FFFFH	TLB map	1 Tbyte (2⁴⁰ bytes)
A(63:62) = 01		or ERL = 1		1	xksseg	4000_0000_0000_0000H to 4000_00FF_FFFF_FFFFH	TLB map	1 Tbyte (2⁴⁰ bytes)
A(63:62) = 10				1	xkphys	8000_0000_0000_0000H to BFFF_FFFF_FFFF_FFFH	0000_0000H to FFFF_FFFH	4 Gbytes (2 ³² bytes)
A(63:62) = 11				1	xkseg	C000_0000_0000_0000H to C000_00FF_7FFF_FFFH	TLB map	2 ⁴⁰ to 2 ³¹ bytes
A(63:62) = 11 A(63:31) = 111111				1	ckseg0	FFFF_FFF_8000_0000H to FFFF_FFFF_9FFF_FFFFH	0000_0000H to 1FFF_FFFH	512 Mbytes (2 ²⁹ bytes)
A(63:62) = 11 A(63:31) = 11111				1	ckseg1	FFFF_FFF_A000_0000H to FFFF_FFFF_BFFF_FFFH	0000_0000H to 1FFF_FFFH	512 Mbytes (2 ²⁹ bytes)
A(63:62) = 11 A(63:31) = 111111				1	cksseg	FFFF_FFF_C000_0000H to FFFF_FFFF_DFFF_FFFH	TLB map	512 Mbytes (2 ²⁹ bytes)
A(63:62) = 11 A(63:31) = 11111				1	ckseg3	FFFF_FFF_E000_0000H to FFFF_FFFF_FFFFFFFFFFFFFFFFFFFFFFFFFF	TLB map	512 Mbytes (2 ²⁹ bytes)

Table 2-30. 64-bit Kernel Mode Segments



(6) xkuseg (64-bit kernel mode, user space)

When KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 00, the xkuseg virtual address space is selected; it is the 1-Tbyte (2^{40} bytes) current user address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

If the ERL bit of the Status register is 1, the user address space is assigned 2 Gbytes (2³¹ bytes) without TLB mapping and becomes unmapped (with virtual addresses being used as physical addresses) and uncached so that the cache error handler can use it. This allows the Cache Error exception code to operate uncached using r0 as a base register.

(7) xksseg (64-bit kernel mode, current supervisor space)

When KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 01, the xksseg address space is selected; it is the 1-Tbyte (2^{40} bytes)current supervisor address space. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

(8) xkphys (64-bit kernel mode, physical spaces)

When the KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 10, the virtual address space is called xkphys and selected as either cached or uncached. If any of bits 58 to 32 of the address is 1, an attempt to access that address results in an address error.

Bits 61-59	Cacheability	Start Address
0	Cached	8000_0000_0000H to 8000_0000_FFFF_FFFH
1	Cached	8800_0000_0000H to 8800_0000_FFFF_FFFH
2	Uncached	9000_0000_0000H to 9000_0000_FFFF_FFFH
3	Cached	9800_0000_0000H to 9800_0000_FFFF_FFFH
4	Cached	A000_0000_0000H to A000_0000_FFFF_FFFH
5	Cached	A800_0000_0000H to A800_0000_FFFF_FFFH
6	Cached	B000_0000_0000H to B000_0000_FFFF_FFFH
7	Cached	B800_0000_0000_0000H to B800_0000_FFFF_FFFH

Table 2-31. Cacheability and xkphys Address Space



(9) xkseg (64-bit kernel mode, physical spaces)

When the KX = 1 in the Status register and bits 63 and 62 of the virtual address space are 11, the virtual address space is called xkseg and selected as either of the following:

• Kernel virtual space xkseg, the current kernel virtual space; the virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address

This space is referenced via TLB. Whether cache can be used or not is determined by bit C of each page's TLB entry.

• One of the four 32-bit kernel compatibility spaces, as described in the next section.

(10) 64-bit kernel mode compatible spaces (ckseg0, ckseg1, cksseg, and ckseg3)

If the conditions listed below are satisfied in Kernel mode, ckseg0, ckseg1, cksseg, or ckseg3 (each having 512 Mbytes) is selected as a compatible space according to the state of the bits 30 and 29 (two low-order bits) of the address.

- ♦ The KX bit of the Status register is 1.
- \diamond Bits 63 and 62 of the 64-bit virtual address are 11.
- ♦ Bits 61 to 31 of the virtual address are all 1.

(a) ckseg0

This space is an unmapped region, compatible with the 32-bit mode kseg0 space. The K0 field of the Config register controls cacheability and coherency.

(b) ckseg1

This space is an unmapped and uncached region, compatible with the 32-bit mode kseg1 space.

(c) cksseg

This space is the current supervisor virtual space, compatible with the 32-bit mode ksseg space. References to cksseg are mapped through TLB. Whether cache can be used or not is determined by bit C of each page's TLB entry.


(d) ckseg3

This space is the current supervisor virtual space, compatible with the 32-bit mode kseg3 space. References to ckseg3 are mapped through TLB. Whether cache can be used or not is determined by bit C of each page's TLB entry.



2.4.4 Physical address space

So VR4120A core uses a 32-bit address, that the processor physical address space encompasses 4 Gbytes. The VR4120A uses this 4-Gbyte physical address space as shown in Figure 2-35.







2.4.5 System control coprocessor

The System Control Coprocessor (CP0) is implemented as an integral part of the CPU, and supports memory management, address translation, exception processing, and other privileged operations. The CP0 contains the registers and a 32-entry TLB shown in Figure 2-36. The sections that follow describe how the processor uses each of the memory management-related registers.

Remark Each CP0 register has a unique number that identifies it; this number is referred to as the register number.




Figure 2-36. CP0 Registers and TLB

Remark *:

*: Register number



2.4.6 Memory management registers

The CP0 registers used for managing the memory are described below. The memory management registers are listed in Table 2-32. CP0 registers not listed below are used for exception processing (refer to **2.5 Exception Processing** for details).

Register Name	Register No.
Index register	0
Random register	1
EntryLo0 register	2
EntryLo1 register	3
PageMask register	5
Wired register	6
EntryHi register	10
PRId register	15
Config register	16
Note LLAddr register	17
TagLo register	28
TagHi register	29

Table 2-32.	CP0 Memory	y Management	Registers
		management	

Note This register is defined to preserve compatibility with the VR4000 and VR4400[™] and has no actual operation in this core.

The following section explains the registers in detail. The number in parentheses in the title indicates the register number.




2.4.6.1 Index register (0)

The Index register is a 32-bit, read/write register containing five low-order bits to index an entry in the TLB. The most-significant bit of the register shows the success or failure of a TLB probe (TLBP) instruction.

The Index register also specifies the TLB entry affected by TLB read (TLBR) or TLB write index (TLBWI) instructions.

Since the contents of the Index register after reset are undefined, initialize this register via software.

Figure 2-37. Index Register



P : Indicates whether probing is successful or not. It is set to 1 if the latest TLBP instruction fails. It is cleared to 0 when the TLBP instruction is successful.

Index : Specifies an index to a TLB entry that is a target of the TLBR or TLBWI instruction.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

2.4.6.2 Random register (1)

The Random register is a read-only register. The low-order 5 bits are used in referencing a TLB entry. This register is decremented each time an instruction is executed. The values that can be set in the register are as follows:

- ♦ The lower bound is the content of the Wired register.
- \diamond The upper bound is 31.

The Random register specifies the entry in the TLB that is affected by the TLBWR instruction. The register is readable to verify proper operation of the processor.

The Random register is set to the value of the upper bound upon Cold Reset. This register is also set to the upper bound when the Wired register is written. Figure 2-38 shows the format of the Random register.

Figure 2-38. Random Register



Random : TLB random index

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.



2.4.6.3 EntryLo0 (2) and EntryLo1 (3) registers

The EntryLo register consists of two registers that have identical formats: EntryLo0, used for even virtual pages and EntryLo1, used for odd virtual pages. The EntryLo0 and EntryLo1 registers are both read-/write-accessible. They are used to access the on-chip TLB. When a TLB read/write operation is carried out, the EntryLo0 and EntryLo1 registers hold the contents of the low-order 32 bits of TLB entries at even and odd addresses, respectively.

Since the contents of these registers after reset are undefined, initialize these registers via software.




Figure 2-39. EntryLo0 and EntryLo1 Registers

PFN : Page frame number; high-order bits of the physical address.

- C : Specifies the TLB page attribute (see Table 2-33).
- D : Dirty. If this bit is set to 1, the page is marked as dirty and, therefore, writeable. This bit is actually a write-protect bit that software can use to prevent alteration of data.
- V : Valid. If this bit is set to 1, it indicates that the TLB entry is valid; otherwise, a TLB Invalid exception (TLBL or TLBS) occurs.
- G : Global. If this bit is set in both EntryLo0 and EntryLo1, then the processor ignores the ASID during TLB lookup.
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The coherency attribute (C) bits are used to specify whether to use the cache in referencing a page. When the cache is used, whether the page attribute is "cached" or "uncached" is selected by algorithm.

Table 2-33 lists the page attributes selected according to the value in the C bits.



C Bit Value	Cache Algorithm
0	Cached
1	Cached
2	Uncached
3	Cached
4	Cached
5	Cached
6	Cached
7	Cached

Table 2-33. Cache Algorithm

2.4.6.4 PageMask register (5)

The PageMask register is a read/write register used for reading from or writing to the TLB; it holds a comparison mask that sets the page size for each TLB entry, as shown in Table 2-34. Page sizes must be from 1 Kbyte to 256 Kbytes.

TLB read and write instructions use this register as either a source or a destination; Bits 18 to 11 that are targets of comparison are masked during address translation.

Since the contents of the PageMask register after reset are undefined, initialize this register via software.




Figure 2-40. Page Mask Register

 $\mathsf{MASK}: \ \mathsf{Page \ comparison \ mask, \ which \ determines \ the \ virtual \ page \ size \ for \ the \ corresponding \ entry.}$

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

Table 2-34 lists the mask pattern for each page size. If the mask pattern is one not listed below, the TLB behaves unexpectedly.


Page Size	Bit									
	18	17	16	15	14	13	12	11		
1 Kbyte	0	0	0	0	0	0	0	0		
4 Kbytes	0	0	0	0	0	0	1	1		
16 Kbytes	0	0	0	0	1	1	1	1		
64 Kbytes	0	0	1	1	1	1	1	1		
256 Kbytes	1	1	1	1	1	1	1	1		

Table 2-34. Mask Values and Page Sizes




2.4.6.5 Wired register (6)

The Wired register is a read/write register that specifies the lower boundary of the random entry of the TLB as shown in Figure 2-41. Wired entries cannot be overwritten by a TLBWR instruction. They can, however, be overwritten by a TLBWI instruction. Random entries can be overwritten by both instructions.





The Wired register is set to 0 upon Cold Reset. Writing this register also sets the Random register to the value of its upper bound (see **Section 2.4.6.2 Random register (1)**). Figure 2-42 shows the format of the Wired register.





Wired : TLB wired boundary

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.



2.4.6.6 EntryHi register (10)


The EntryHi register is write-accessible. It is used to access the on-chip TLB. The EntryHi register holds the highorder bits of a TLB entry for TLB read and write operations. If a TLB Mismatch, TLB Invalid, or TLB Modified exception occurs, the EntryHi register holds the high-order bit of the TLB entry. The EntryHi register is also set with the virtual page number (VPN2) for a virtual address where an exception occurred and the ASID. See **Section 2.5 Exception Processing** for details of the TLB exception.

The ASID is used to read from or write to the ASID field of the TLB entry. It is also checked with the ASID of the TLB entry as the ASID of the virtual address during address translation.

The EntryHi register is accessed by the TLBP, TLBWR, TLBWI, and TLBR instructions.

Since the contents of the EntryHi register after reset are undefined, initialize this register via software.

Figure 2-43. EntryHi Register



VPN2: Virtual page number divided by two (mapping to two pages)

ASID : Address space ID. An 8-bit ASID field that lets multiple processes share the TLB; each process has a distinct mapping of otherwise identical virtual page numbers.

R : Space type (00 \rightarrow user, 01 \rightarrow supervisor, 11 \rightarrow kernel). Matches bits 63 and 62 of the virtual address.

Fill : RFU. Ignored on write. When read, returns zero.


0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.



2.4.6.7 Processor revision identifier (PRId) register (15)

The 32-bit, read-only Processor Revision Identifier (PRId) register contains information identifying the implementation and revision level of the CPU and CP0. Figure 2-44 shows the format of the PRId register.

Figure 2-44. PRId Register



Imp : CPU core processor ID number (0CH for the VR4120A)

Rev : CPU core processor revision number

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The processor revision number is stored as a value in the form y.x, where y is a major revision number in bits 7 to 4 and x is a minor revision number in bits 3 to 0.

The processor revision number can distinguish some CPU core revisions, however there is no guarantee that changes to the CPU core will necessarily be reflected in the PRId register, or that changes to the revision number necessarily reflect real CPU core changes. Therefore, create a program that does not depend on the processor revision number area.



2.4.6.8 Config register (16)

The Config register specifies various configuration options selected on VR4120A processors.

Some configuration options, as defined by the EC and BE fields, are set by the hardware during Cold Reset and are included in the Config register as read-only status bits for the software to access. Other configuration options are read/write (AD, EP, and K0 fields) and controlled by software; on Cold Reset these fields are undefined. Since only a subset of the VR4000 Series options are available in the VR4120A, some bits are set to constants (e.g., bits 14:13) that were variable in the VR4000 Series. The Config register should be initialized by software before caches are used. Figure 2-45 shows the format of the Config register.

Since the contents of the Config register after reset are undefined, initialize this register via software.

Figure 2-45. Config Register Format

31	30 28	27 24	23	222	1 20 <i>°</i>	1918	17	16	15	14 13	3 12	11 9	8 6	5	4 3	2 0
0	EC	EP	AD	0	M16	0	1	0	BE	10	CS	IC	DC	IB	0	K0
1	3	4	1	2	1	2	1	1	1	2	1	3	3	1	2	3

EC : Frequency ratio of system interface clock (VTCLK) (read only) 0 to 6 \rightarrow RFU

 $7 \rightarrow$ Pipeline clock (ACLK) frequency /1

- AD : Accelerate data mode
 - $0 \rightarrow V_R 4000$ Series compatible mode
 - $1 \rightarrow \text{RFU}$
- M16: MIPS16 ISA mode enable/disable indication (read only)
 - $0 \rightarrow$ MIPS16 instruction cannot be executed (The μ PD98501 sets "0" in this bit because it does not support MIPS16 mode).
 - $1 \rightarrow MIPS16$ instruction can be executed.
- BE : BigEndianMem. Endian mode of memory and a kernel.
 - $0 \rightarrow \text{Little endian}$
 - $1 \rightarrow \text{Big endian}$
- CS: Cache size mode indication (fixed to 1 in the VR4120A)
 - $0 \rightarrow IC = 2^{(n+12)}$ Bytes, $DC = 2^{(n+12)}$ Bytes
 - $1 \rightarrow IC = 2^{\scriptscriptstyle (n+10)}$ Bytes, $DC = 2^{\scriptscriptstyle (n+10)}$ Bytes
- IC : Instruction cache size indication. In the VR4120A, $2^{(IC+10)}$ bytes. $4 \rightarrow 16~Kbytes$
 - Others \rightarrow RFU
- DC : Data cache size indication. In the VR4120A, $2^{(DC+10)}$ bytes. $3 \rightarrow 8$ Kbytes Others \rightarrow RFU
- IB : Select refill size (In the μ PD98501, 8-word mode is not supported)
 - $0 \rightarrow 4$ words (16 bytes)
 - $1 \rightarrow \text{Do not set} (8 \text{ words} (32 \text{ bytes}))$
- K0 : kseg0 cache coherency algorithm
 - $\text{010} \rightarrow \text{Uncached}$
 - $Others \rightarrow Cached$
- 1 : 1 is returned when read.
- 0 : 0 is returned when read.

Caution Be sure to set the EP field, the AD bit and the IB bit to 0. If they are set with any other values, the processor may behave unexpectedly.




2.4.6.9 Load linked address (LLAddr) register (17)

The read/write Load Linked Address (LLAddr) register is not used with the VR4120A processor except for diagnostic purpose, and serves no function during normal operation.

LLAddr register is implemented just for compatibility between the VR4120A and VR4000/VR4400.

The contents of the LLAddr register after reset are undefined.

Figure 2-46. LLAddr Register



32

PAddr: 32-bit physical address



2.4.6.10 Cache tag registers (TagLo (28) and TagHi (29))


The TagLo and TagHi registers are 32-bit read/write registers that hold the primary cache tag during cache initialization, cache diagnostics, or cache error processing. The Tag registers are written by the CACHE and MTCO instructions.

The contents of these registers after reset are undefined.

Figure 2-47 and Figure 2-48 show the format of these registers.

Figure 2-47. TagLo Register

(a) When used with data cache




PTagLo: Specifies physical address bits 31 to 10.

V : Valid bit

D : Dirty bit. However, this bit is defined only for the compatibility with the V_R4000 Series processors, and does not indicate the status of cache memory in spite of its readability and writability. This bit cannot change the status of cache memory.

- W : Write-back bit (set if cache line has been updated)
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

Figure 2-48. TagHi Register



0: RFU. Write 0 in a write operation. When this field is read, 0 is read.



2.5 Exception Processing

This chapter describes VR4120A CPU exception processing, including an explanation of hardware that processes exceptions.

2.5.1 Exception processing operation

The processor receives exceptions from a number of sources, including translation lookaside buffer (TLB) misses, arithmetic overflows, I/O interrupts, and system calls. When the CPU detects an exception, the normal sequence of instruction execution is suspended and the processor enters Kernel mode (see **Section 2.4 Memory Management System** for a description of system operating modes).

The processor then disables interrupts and transfers control for execution to the exception handler (located at a specific address as an exception handling routine implemented by software). The exception handler saves the context of the processor, including the contents of the program counter, the current operating mode (User or Supervisor), statuses, and interrupt enabling. This context is saved so it can be restored when the exception has been serviced.

When an exception occurs, the CPU loads the Exception Program Counter (EPC) register with a location where execution can restart after the exception has been serviced. The restart location in the EPC register is the address of the instruction that caused the exception or, if the instruction was executing in a branch delay slot, the address of the branch instruction immediately preceding the delay slot.

The VR4120A processor supports a Supervisor mode and high-speed TLB refill for all address spaces. The VR4120A CPU also provides the following functions:

- ♦ Interrupt enable (IE) bit
- ♦ Operating mode (User, Supervisor, or Kernel)
- ♦ Exception level (normal or exception is indicated by the EXL bit in the Status register)
- ♦ Error level (normal or error is indicated by the ERL bit in the Status register).

Interrupts are enabled when the following conditions are satisfied:

2.5.1.1 Interrupt enable

An interrupt is enabled when the following conditions are satisfied.

- Interrupt enable bit (IE) = 1
- EXL bit = 0, ERL bit = 0
- Corresponding IM field bits in the Status register = 1

2.5.1.2 Operating mode

The operating mode is specified by KSU bit in the Status register when both the exception level and error level are normal (0). The operation enters Kernel mode when either EXL bit or ERL bit in the Status register is set to 1.



2.5.1.3 Exception/error levels

Returning from an exception resets the exception level to normal (0) (for details, see **APPENDIX A MIPS III INSTRUCTION SET DETAILS**).

The registers that retain address, cause, and status information during exception processing are described in **Section 2.5.3 Exception processing registers**. For a description of the exception process, see **Section 2.5.4 Details of exceptions**.

2.5.2 Precision of exceptions

VR4120A CPU exceptions are logically precise; the instruction that causes an exception and all those that follow it are aborted and can be re-executed after servicing the exception. When succeeding instructions are discarded, exceptions associated with those instructions are also discarded. Exceptions are not taken in the order detected, but in instruction fetch order.

The exception handler can determine the cause of an exception and the address. The program can be restarted by rewriting the destination register - not automatically, however, as in the case of all the other precise exceptions where no status change occurs.

2.5.3 Exception processing registers

This section describes the CP0 registers that are used in exception processing. Table 2-35 lists these registers, along with their number-each register has a unique identification number that is referred to as its register number. The CP0 registers not listed in the table are used in memory management (for details, **see Section 2.4 Memory Management System**).

The exception handler examines the CP0 registers during exception processing to determine the cause of the exception and the state of the CPU at the time the exception occurred.

The registers in Table 2-35 are used in exception processing, and are described in the sections that follow.

Register Name	Register Number
Context register	4
BadVAddr register	8
Count register	9
Compare register	11
Status register	12
Cause register	13
EPC register	14
WatchLo register	18
WatchHi register	19
XContext register	20
Parity Error register ^{Note}	26
Cache Error register ^{Note}	27
Error EPC register	30
	

Table 2-35. CP0 Exception Processing Registers

Note This register is prepared to maintain compatibility with the VR4100. This register is not used in the μ PD98501 hardware.

2.5.3.1 Context register (4)

The Context register is a read/write register containing the pointer to an entry in the page table entry (PTE) array on the memory; this array is a table that stores virtual-to-physical address translations. When there is a TLB miss, the operating system loads the unsuccessfully translated entry from the PTE array to the TLB. The Context register is used by the TLB Refill exception handler for loading TLB entries. The Context register duplicates some of the information provided in the BadVAddr register, but the information is arranged in a form that is more useful for a software TLB exception handler. Figure 2-49 shows the format of the Context register.




Figure 2-49. Context Register Format

PTEBase : The PTEBase field is a base address of the PTE entry table.

- BadVPN2 : This field holds the value (VPN2) obtained by halving the virtual page number of the most recent virtual address for which translation failed.
- 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The PTEBase field is used by software as the pointer to the base address of the PTE table in the current user address space.

The 21-bit BadVPN2 field contains bits 31 to 11 of the virtual address that caused the TLB miss; bit 10 is excluded because a single TLB entry maps to an even-odd page pair. For a 1-Kbyte page size, this format can directly address the pair-table of 8-byte PTEs. When the page size is 4 Kbytes or more, shifting or masking this value produces the correct PTE reference address.




2.5.3.2 BadVAddr register (8)

The Bad Virtual Address (BadVAddr) register is a read-only register that saves the most recent virtual address that failed to have a valid translation, or that had an addressing error. Figure 2-50 shows the format of the BadVAddr register.

Caution This register saves no information after a bus error exception, because it is not an address error exception.

Figure 2-50. BadVAddr Register Format



BadVAddr: Most recent virtual address for which an addressing error occurred, or for which address translation failed.


2.5.3.3 Count register (9)

The read/write Count register acts as a timer. It is incremented in synchronization with the frequencies of MasterOut clock, regardless of whether instructions are being executed, retired, or any forward progress is actually made through the pipeline.

This register is a free-running type. When the register reaches all ones, it rolls over to zero and continues counting. This register is used for self-diagnostic test, system initialization, or the establishment of inter-process synchronization.

Figure 2-51 shows the format of the Count register.

Figure 2-51. Count Register Format



Count: 32-bit up-date count value that is compared with the value of the Compare register.



2.5.3.4 Compare register (11)

The Compare register causes a timer interrupt; it maintains a stable value that does not change on its own. When the value of the Count register (see **Section 2.5.3.3 Count register (9)**) equals the value of the Compare register, the IP7 bit in the Cause register is set. This causes an interrupt as soon as the interrupt is enabled.

Writing a value to the Compare register, as a side effect, clears the timer interrupt request.

For diagnostic purposes, the Compare register is a read/write register. Normally, this register should be only used for a write. Figure 2-52 shows the format of the Compare register.

Figure 2-52. Compare Register Format



32

Compare: Value that is compared with the count value of the Count register.



2.5.3.5 Status register (12)

The Status register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Figure 2-53 shows the format of the Status register.

Figure 2-53. Status Register Format

31	29	28	27	26	25	24	16	15		8	7	6	5	4	3	2	1	0
0		CU0	0		RE	DS			IM		κх	SX	UX	KS	U	ERL	EXL	IE
3		1	2		1	9		-	8		1	1	1	2	2	1	1	1

CU0 : Enables/disables the use of the coprocessor (1 \rightarrow Enabled, 0 \rightarrow Disabled). CP0 can be used by the kernel at all times.

RE : Enables/disables reversing of the endian setting in User mode ($0 \rightarrow$ Disabled, $1 \rightarrow$ Enabled).

Caution This bit must be set to 0.


DS : Diagnostic Status field (see Figure 2-54).

- IM(7:0) : Interrupt Mask field used to enable/disable external/internal and software interrupts (0 → Disabled, 1 → Enabled). This field consists of 8 bits that are used to control eight interrupts. The bits are assigned to interrupts as follows:
 - IM7 : Masks a timer interrupt.
 - IM(6:2) : Mask ordinary interrupts (Int(4:0)^{Note}).
 - IM(1:0) : Software interrupts.
 - **Note** Int(4:0) are internal signals of the CPU core. For details about connection refer to the on-chip peripheral units, **Section 1.11 Interrupts**, and **2.8 CPU Core Interrupts**.
- KX : Enables 64-bit addressing in Kernel mode (0 → 32-bit, 1 → 64-bit). If this bit is set, an XTLB Refill exception occurs if a TLB miss occurs in the Kernel mode address space.
 In addition, 64-bit operations are always valid in kernel mode.
- SX : Enables 64-bit addressing and operation in Supervisor mode ($0 \rightarrow 32$ -bit, $1 \rightarrow 64$ -bit). If this bit is set, an XTLB Refill exception occurs if a TLB miss occurs in the Supervisor mode address space.
- UX: : Enables 64-bit addressing and operation in User mode (0 \rightarrow 32-bit, 1 \rightarrow 64-bit). If this bit is set, an XTLB Refill exception occurs if a TLB miss occurs in the User mode address space.
- KSU : Sets and indicates the operating mode (10 \rightarrow User, 01 \rightarrow Supervisor, 00 \rightarrow Kernel).
- ERL : Sets and indicates the error level (0 \rightarrow Normal, 1 \rightarrow Error).
- EXL : Sets and indicates the exception level (0 \rightarrow Normal, 1 \rightarrow Exception).
- IE : Sets and indicates interrupt enabling/disabling (0 \rightarrow Disabled, 1 \rightarrow Enabled).
- 0 : RFU. Write 0 in a write operation. When this bit is read, 0 is read.

Figure 2-54 shows the details of the Diagnostic Status (DS) field. All DS field bits are writeable.

Phase-out/Discontinued

Figure 2-54. Status Register Diagnostic Status Field



- ★ DME : Set and Indicate for debug mode (0 → Disable, 1 → Enable).
 - BEV : Specifies the base address of a TLB Refill exception vector and common exception vector (0 \rightarrow Normal, 1 \rightarrow Bootstrap).
 - SR : Occurs a Soft Reset or NMI exception (0 \rightarrow Not occurred, 1 \rightarrow Occurred).
 - CH : CP0 condition bit (0 → False, 1 → True). This bit can be read and written by software only; it cannot be accessed by hardware.
 - CE, DE: These are prepared to maintain compatibility with the VR4100, and are not used in the VR4120A Core hardware.
 - 0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

The contents of the Status register are undefined after resets, except for the following bits.

- ERL bit = 1
- BEV bit = 1
- SR bit = 0 (after Cold Reset), or 1 (after Soft Reset or NMI interrupt)

The status register has the following fields where the modes and access status are set.

(1) Interrupt enable

Interrupts are enabled when all of the following conditions are true:

- ♦ IE is set to 1.
- ♦ EXL is cleared to 0.
- ♦ ERL is cleared to 0.
- ♦ The appropriate bit of the IM is set to 1.

(2) Operating modes

The following Status register bit settings are required for User, Kernel, and Supervisor modes.

- \diamond The processor is in User mode when KSU = 10, EXL = 0, and ERL = 0.
- \diamond The processor is in Supervisor mode when KSU = 01, EXL = 0, and ERL = 0.
- \diamond The processor is in Kernel mode when KSU = 00, EXL = 1, or ERL = 1.

(3) 32- and 64-bit modes

The following Status register bit settings select 32- or 64-bit operation for User, Kernel, and Supervisor operating modes. Enabling 64-bit operation permits the execution of 64-bit opcodes and translation of 64-bit addresses. 64-bit operation for User, Kernel and Supervisor modes can be set independently.

- 64-bit addressing for Kernel mode is enabled when KX bit = 1. 64-bit operations are always valid in Kernel mode.
- \diamond 64-bit addressing and operations are enabled for Supervisor mode when SX bit = 1.
- \diamond 64-bit addressing and operations are enabled for User mode when UX bit = 1.



2.5.3.6 Cause register (13)

The 32-bit read/write Cause register holds the cause of the most recent exception. A 5-bit exception code indicates one of the causes (see Table 2-36). Other bits hold the detailed information of the specific exception. All bits in the Cause register, with the exception of the IP1 and IP0 bits, are read-only; IP1 and IP0 are used for software interrupts. Figure 2-55 shows the fields of this register; Table 2-36 describes the Cause register codes.

Figure 2-55. Cause Register Format

31	30	29 28	27 16	15 8	7	6 2	1 0
BD	0	CE	0	IP(7:0)	0	ExcCode	0
1	1	2	12	8	1	5	2

BD : Indicates whether the most recent exception occurred in the branch delay slot (1 \rightarrow In delay slot, 0 \rightarrow Normal).

CE : Indicates the coprocessor number in which a Coprocessor Unusable exception occurred. This field will remain undefined for as long as no exception occurs.

- IP(7:0) : Indicates whether an interrupt is pending (1 \rightarrow Interrupt pending, 0 \rightarrow No interrupt pending).
 - IP7 : A timer interrupt.

IP(6:2) : Ordinary interrupts (Int(4:0)^{Note}).

- IP(1:0) : Software interrupts. Only these bits cause an interrupt exception, when they are set to 1 by means of software.
- **Note** Int(4:0) are internal signals of the CPU core. For details about connection refer to the on-chip peripheral units, **Section 1.11 Interrupts**, and **2.8 CPU Core Interrupts**.

ExcCode: Exception code field (refer to Table 2-36 for details).

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.



Exception Code	Mnemonic	Description
0	Int	Interrupt exception
1	Mod	TLB Modified exception
2	TLBL	TLB Refill exception (load or fetch)
3	TLBS	TLB Refill exception (store)
4	AdEL	Address Error exception (load or fetch)
5	AdES	Address Error exception (store)
6	IBE	Bus Error exception (instruction fetch)
7	DBE	Bus Error exception (data load or store)
8	Sys	System Call exception
9	Вр	Breakpoint exception
10	RI	Reserved Instruction exception
11	CpU	Coprocessor Unusable exception
12	Ov	Integer Overflow exception
13	Tr	Trap exception
14 to 22	—	RFU
23	WATCH	Watch exception
24 to 31		RFU

Table 2-36.	Cause Register	Exception	Code Field
	eauce neglotel	=xeep alon	000011010

The VR4120A CPU has eight interrupt request sources, IP7 to IP0. For the detailed description of interrupts, refer to Section 2.8 CPU Core Interrupts.

(1) IP7

This bit indicates whether there is a timer interrupt request. It is set when the values of Count register and Compare register match.

(2) IP6 to IP2

IP6 to IP2 reflect the state of the interrupt request signal of the CPU core.

(3) IP1 and IP0

These bits are used to set/clear a software interrupt request.



2.5.3.7 Exception program counter (EPC) register (14)


The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. Because the μ PD98501 does not support the MIPS16 instruction mode, the EPC register contains either:

- Virtual address of the instruction that caused the exception.
- Virtual address of the immediately preceding branch or jump instruction (when the instruction associated with the exception is in a branch delay slot, and the BD bit in the Cause register is set to 1).

The EXL bit in the Status register is set to 1 to keep the processor from overwriting the address of the exceptioncausing instruction contained in the EPC register in the event of another exception.

Figure 2-56 shows the EPC register format.

Figure 2-56. EPC Register Format



EPC: Restart address after exception processing.



2.5.3.8 WatchLo (18) and WatchHi (19) registers

The V_R4120A processor provides a debugging feature to detect references to a selected physical address; load and store instructions to the location specified by the WatchLo and WatchHi registers cause a Watch exception. Figure 2-57 and Figure 2-58 show the format of the WatchLo and WatchHi registers.

The 2-37 and Figure 2-36 show the format of the Watchico and Watchin registers

Figure 2-57. WatchLo Register Format

WatchLo Register



PAddr0 : Specifies physical address bits 31 to 3.


R : If this bit is set to 1, an exception will occur when a load instruction is executed.


W : If this bit is set to 1, an exception will occur when a store instruction is executed.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

Figure 2-58. WatchHi Register Format

WatchHi Register





2.5.3.9 XContext register (20)

The read/write XContext register contains a pointer to an entry in the page table entry (PTE) array, an operating system data structure that stores virtual-to-physical address translations. If a TLB miss occurs, the operating system loads the untranslated data from the PTE into the TLB to handle the software error.


The XContext register is used by the XTLB Refill exception handler to load TLB entries in 64-bit addressing mode.

The XContext register duplicates some of the information provided in the BadVAddr register, and puts it in a form useful for the XTLB exception handler.

This register is included solely for operating system use. The operating system sets the PTEBase field in the register, as needed. Figure 2-59 shows the format of the XContext register.



Figure 2-59. XContext Register Format



PTEBase : The PTEBase field is a base address of the PTE entry table.

R : Space type (00 \rightarrow User, 01 \rightarrow Supervisor, 11 \rightarrow Kernel). The setting of this field matches virtual address bits 63 and 62.

BadVPN2 : This field holds the value (VPN2) obtained by halving the virtual page number of the most recent virtual address for which translation failed.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.


The 29-bit BadVPN2 field has bits 39 to 11 of the virtual address that caused the TLB miss; bit 10 is excluded because a single TLB entry maps to an even-odd page pair. For a 1-Kbyte page size, this format may be used directly to address the pair-table of 8-byte PTEs. For 4-Kbyte or more page and PTE sizes, shifting or masking this value produces the appropriate address.

2.5.3.10 Parity error register (26)

The Parity Error (PErr) register is a readable/writeable register. This register is defined to maintain softwarecompatibility with the VR4100, and is not used in hardware because the VR4120A CPU has no parity.

Figure 2-60 shows the format of the PErr register.

Figure 2-60. Parity Error Register Format



Diagnostic : 8-bit self diagnostic field.

0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.




2.5.3.11 Cache error register (27)

The Cache Error register is a readable/writeable register. This register is defined to maintain software-compatibility with the VR4100, and is not used in hardware because the VR4120A CPU has no parity.

Figure 2-61 shows the format of the Cache Error register.





0 : RFU. Write 0 in a write operation. When this field is read, 0 is read.

2.5.3.12 ErrorEPC register (30)

The Error Exception Program Counter (ErrorEPC) register is similar to the EPC register. It is used to store the Program Counter value at which the Cache Error, Cold Reset, Soft Reset, or NMI exception has been serviced.

The read/write ErrorEPC register contains the virtual address at which instruction processing can resume after servicing an error. Because the MIPS16 instruction execution is disabled, this address can be:


- Virtual address of the instruction that caused the exception.
- Virtual address of the immediately preceding branch or jump instruction, when the instruction associated with the error exception is in a branch delay slot.

The contents of the ErrorEPC register do not change when the ERL bit of the Status register is set to 1. This prevents the processor when other exceptions occur from overwriting the address of the instruction in this register which causes an error exception.

There is no branch delay slot indication for the ErrorEPC register.

Figure 2-62 shows the format of the ErrorEPC register.

Figure 2-62. ErrorEPC Register Format



ErrorEPC: Program counter that indicates the restart address after Cold reset, Soft reset, or NMI exception.



2.5.4 Details of exceptions

This section describes causes, processes, and services of the VR4120A's exceptions.

2.5.4.1 Exception types

This section gives sample exception handler operations for the following exception types:

- ♦ Cold Reset
- ♦ Soft Reset
- \diamond NMI
- ♦ Remaining processor exceptions

When the EXL and ERL bits in the Status register are 0, either User, Supervisor, or Kernel operating mode is specified by the KSU bits in the Status register. When either the EXL or ERL bit is set to 1, the processor is in Kernel mode.

When the processor takes an exception, the EXL bit is set to 1, meaning the system is in Kernel mode. After saving the appropriate state, the exception handler typically resets the EXL bit back to 0. The exception handler sets the EXL bit to 1 so that the saved state is not lost upon the occurrence of another exception while the saved state is being restored.

Returning from an exception also resets the EXL bit to 0. For details, see **APPENDIX A MIPS III INSTRUCTION SET DETAILS**.

2.5.4.2 Exception vector address

The Cold Reset, Soft Reset, and NMI exceptions are always branched to the following reset exception vector address. This address is in an uncached, unmapped space.

- BFC0_0000H in 32-bit mode (virtual address)
- FFFF_FFF_BFC0_0000H in 64-bit mode (virtual address)

Vector addresses for the remaining exceptions are a combination of a vector offset and a base address. 64-/32-bit mode exception vectors and their offsets are shown below.

	Vector Base Address (Virtual)	Vector Offset
Cold Reset Soft Reset NMI	FFFF_FFFF_BFC0_0000H (BEV bit is automatically set to 1)	0000H
TLB Refill (EXL = 0)	FFFF_FFF_8000_0000H (BEV = 0)	0000H
XTLB Refill (EXL = 0)	FFFF_FFF_BFC0_0200H (BEV = 1)	0080H
Other exceptions		0180H

Table 2-37. 64-Bit Mode Exception Vector Base Addresses



	Vector Base Address (Virtual)	Vector Offset	
Cold Reset Soft Reset NMI	BFC0_0000H (BEV bit is automatically set to 1)	0000H	
TLB Refill (EXL = 0)	8000_0000H (BEV = 0)	0000H	
XTLB Refill (EXL = 0)	BFC0_0200H (BEV = 1)	0080H	
Other exceptions		0180H	

Table 2-38. 32-Bit Mode Exception Vector Base Addresses

(1) TLB refill exception vector

When BEV bit = 0, the vector base address (virtual) for the TLB Refill exception is in kseg0 (unmapped) space.

- ♦ 8000_0000H in 32-bit mode
- ♦ FFFF_FFF_8000_0000H in 64-bit mode

When BEV bit = 1, the vector base address (virtual) for the TLB Refill exception is in kseg1 (uncached, unmapped) space.

- ♦ BFC0_0200H in 32-bit mode
- ♦ FFFF_FFF_BFC0_0200H in 64-bit mode

This is an uncached, non-TLB-mapped space, allowing the exception handler to bypass the cache and TLB.



2.5.4.3 Priority of exceptions

While more than one exception can occur for a single instruction, only the exception with the highest priority is reported. Table 2-39 lists the priorities.

 \star

Table 2-39.	Exception	Priority	/ Order
	EXCOPTION		0.40.

Priority	Exception
High	Cold Reset
L ▲	Soft Reset
	Debug (pin)
	Debug (instruction address break)
	NMI
	Address Error (instruction fetch)
	TLB/XTLB Refill (instruction fetch)
	TLB Invalid (instruction fetch)
	Interrupt (other than NMI)
	Bus Error (instruction fetch)
	Debug (DBREAK instruction)
	System Call
	Breakpoint
	Coprocessor Unusable
	Reserved Instruction
	Тгар
	Integer Overflow
	Debug (data address break)
	Address Error (data access)
	TLB/XTLB Refill (data access)
	TLB Invalid (data access)
	TLB Modified (data write)
	Watch
	Bus Error (data access)
Low	Debug (data-data break) ^{Note}

Note Including when both the address and data conditions match at data access.

Hereafter, handling exceptions by hardware is referred to as "process", and handling exception by software is referred to as "service".



2.5.4.4 Cold reset exception

(1) Cause

The Cold Reset exception occurs when the ColdReset_B signal (internal) is asserted and then deasserted. This exception is not maskable. The Reset_B signal (internal) must be asserted along with the ColdReset_B signal (for details, see **Section 2.6 Initialization Interface**).

(2) Processing

The CPU provides a special interrupt vector for this exception:

- ♦ BFC0_0000H (virtual address) in 32-bit mode
- ♦ FFFF_FFF_BFC0_0000H (virtual address) in 64-bit mode

The Cold Reset vector resides in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

The contents of all registers in the CPU are undefined when this exception occurs, except for the following register fields:

- SR bits of the Status register are cleared to 0.
- ERL and BEV bits of the Status register are set to 1.
- The Random register is initialized to the value of its upper bound (31).
- The Wired register is initialized to 0.
- Bits 31 to 28 and bits 22 to 3 of the Config register are set to fixed values.
- All other bits are undefined.

(3) Servicing

The Cold Reset exception is serviced by:

- Initializing all processor registers, coprocessor registers, TLB, caches, and the memory system
- Performing diagnostic tests
- Bootstrapping the operating system



2.5.4.5 Soft reset exception

(1) Cause

A Soft Reset (sometimes called Warm Reset) occurs when the ColdReset_B signal (internal) remains deasserted while the Reset_B signal (internal) goes from assertion to deassertion (for details, **see Section 2.6 Initialization Interface**).

A Soft Reset immediately resets all state machines, and sets the SR bit of the Status register. Execution begins at the reset vector when the reset is deasserted.

This exception is not maskable.

Caution In the μ PD98501, a soft reset never occurs.

(2) Processing

The CPU provides a special interrupt vector for this exception (same location as Cold Reset):

- ♦ BFC0_0000H (virtual) in 32-bit mode
- ♦ FFFF_FFF_BFC0_0000H (virtual) in 64-bit mode

This vector is located within unmapped and uncached address space, so that the cache and TLB need not be initialized to process this exception. The SR bit of the Status register is set to 1 to distinguish this exception from a Cold Reset exception.

When this exception occurs, the contents of all registers are preserved except for the following registers:

- The PC value at which an exception occurs is set to the ErrorEPC register.
- ERL, SR, and BEV bits of the Status register are set to 1.


During a soft reset, access to the operating cache or system interface may be aborted. This means that the contents of the cache and memory will be undefined if a Soft Reset occurs.

(3) Servicing

The Soft Reset exception is serviced by:

- · Preserving the current processor states for diagnostic tests
- Reinitializing the system in the same way as for a Cold Reset exception

Phase-out/Discontinued



(1) Cause

The Nonmaskable Interrupt (NMI) exception occurs when the NMI signal (internal) becomes active. This interrupt is not maskable; it occurs regardless of the settings of the EXL, ERL, and IE bits in the Status register (for details, see **Section 2.8 CPU Core Interrupts**).

(2) Processing

The CPU provides a special interrupt vector for this exception:

- ♦ BFC0_0000H (virtual) in 32-bit mode
- ♦ FFFF_FFF_BFC0_0000H (virtual) in 64-bit mode

This vector is located within unmapped and uncached address space so that the cache and TLB need not be initialized to process an NMI exception. The SR bit of the Status register is set to 1 to distinguish this exception from a Cold Reset exception.

Unlike Cold Reset and Soft Reset, but like other exceptions, NMI is taken only at instruction boundaries. The states of the caches and memory system are preserved by this exception.

When this exception occurs, the contents of all registers are preserved except for the following registers:

- The PC value at which an exception occurs is set to the ErrorEPC register.
- The ERL, SR, and BEV bits of the Status register are set to 1.

(3) Servicing

The NMI exception is serviced by:

- · Preserving the current processor states for diagnostic tests
- Reinitializing the system in the same way as for a Cold Reset exception

2.5.4.7 Address error exception

(1) Cause

The Address Error exception occurs when an attempt is made to execute one of the following. This exception is not maskable.

- Execution of the LW, LWU, SW, or CACHE instruction for word data that is not located on a word boundary
- Execution of the LH, LHU, or SH instruction for half-word data that is not located on a half-word boundary
- Execution of the LD or SD instruction for double-word data that is not located on a double-word boundary
- Referencing the kernel address space in User or Supervisor mode
- Referencing the supervisor space in User mode
- Referencing an address that does not exist in the kernel, user, or supervisor address space in 64-bit Kernel, User, or Supervisor mode
- · Branching to an address that was not located on a word boundary



(2) Processing

The common exception vector is used for this exception. The AdEL or AdES code in the Cause register is set. If this exception has been caused by an instruction reference or load operation, AdEL is set. If it has been caused by a store operation, AdES is set.

When this exception occurs, the BadVAddr register stores the virtual address that was not properly aligned or was referenced in protected address space. The contents of the VPN field of the Context and EntryHi registers are undefined, as are the contents of the EntryLo register.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

The kernel reports the UNIX[™] SIGSEGV (segmentation violation) signal to the current process, and this exception is usually fatal.

2.5.4.8 TLB exceptions

Three types of TLB exceptions can occur:

- TLB Refill exception occurs when there is no TLB entry that matches a referenced address.
- A TLB Invalid exception occurs when a TLB entry that matches a referenced virtual address is marked as being invalid (with the V bit set to 0).
- The TLB Modified exception occurs when a TLB entry that matches a virtual address referenced by the store instruction is marked as being valid (with the V bit set to 1).

The following three sections describe these TLB exceptions.

(1) TLB refill exception (32-bit space mode)/XTLB refill exception (64-bit space mode)

(a) Cause

The TLB Refill exception occurs when there is no TLB entry to match a reference to a mapped address space. This exception is not maskable.

(b) Processing

There are two special exception vectors for this exception; one for references to 32-bit address spaces, and one for references to 64-bit address spaces. The UX, SX, and KX bits of the Status register determine whether the user, supervisor or kernel address spaces referenced are 32-bit or 64-bit spaces. When the EXL bit of the Status register is set to 0, either of these two special vectors is referenced. When the EXL bit is set to 1, the common exception vector is referenced.

This exception sets the TLBL or TLBS code in the ExcCode field of the Cause register. If this exception has been caused by an instruction reference or load operation, TLBL is set. If it has been caused by a store operation, TLBS is set.

When this exception occurs, the BadVAddr, Context, XContext and EntryHi registers hold the virtual address that failed address translation. The EntryHi register also contains the ASID from which the translation fault occurred. The Random register normally contains a valid location in which to place the replacement TLB entry. The contents of the EntryLo register are undefined.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(c) Servicing

To service this exception, the contents of the Context or XContext register are used as a virtual address to fetch memory words containing the physical page frame and access control bits for a pair of TLB entries. The memory word is written into the TLB entry by using the EntryLo0, EntryLo1, or EntryHi register.

It is possible that the physical page frame and access control bits are placed in a page where the virtual address is not resident in the TLB. This condition is processed by allowing a TLB Refill exception in the TLB Refill exception handler. In this case, the common exception vector is used because the EXL bit of the Status register is set to 1.

(2) TLB invalid exception

(a) Cause

The TLB Invalid exception occurs when the TLB entry that matches with the virtual address to be referenced is invalid (the V bit is set to 0). This exception is not maskable.

(b) Processing

The common exception vector is used for this exception. The TLBL or TLBS code in the ExcCode field of the Cause register is set. If this exception has been caused by an instruction reference or load operation, TLBL is set. If it has been caused by a store operation, TLBS is set.

When this exception occurs, the BadVAddr, Context, Xcontext, and EntryHi registers contain the virtual address that failed address translation. The EntryHi register also contains the ASID from which the translation fault occurred. The Random register normally stores a valid location in which to place the replacement TLB entry. The contents of the EntryLo register are undefined.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.



(c) Servicing

Usually, the V bit of a TLB entry is cleared in the following cases:

- ♦ When a virtual address does not exist
- When the virtual address exists, but is not in main memory (a page fault)
- ♦ When a trap is required on any reference to the page (for example, to maintain a reference bit)

After servicing the cause of a TLB Invalid exception, the TLB entry is located with a TLBP (TLB Probe) instruction, and replaced by an entry with its V bit set to 1.

(3) TLB modified exception

(a) Cause

The TLB Modified exception occurs when the TLB entry that matches with the virtual address referenced by the store instruction is valid (V bit is 1) but is not writeable (D bit is 0). This exception is not maskable.

(b) Processing

The common exception vector is used for this exception, and the Mod code in the ExcCode field of the Cause register is set.

When this exception occurs, the BadVAddr, Context, Xcontext, and EntryHi registers contain the virtual address that failed address translation. The EntryHi register also contains the ASID from which the translation fault occurred. The contents of the EntryLo register are undefined.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(c) Servicing

The kernel uses the failed virtual address or virtual page number to identify the corresponding access control bits. The page identified may or may not permit write accesses; if writes are not permitted, a write protection violation occurs.

If write accesses are permitted, the page frame is marked dirty (/writeable) by the kernel in its own data structures. The TLBP instruction places the index of the TLB entry that must be altered into the Index register. The word data containing the physical page frame and access control bits (with the D bit set to 1) is loaded to the EntryLo register, and the contents of the EntryHi and EntryLo registers are written into the TLB.



2.5.4.9 Bus error exception

(1) Cause

A Bus Error exception is raised by board-level circuitry for events such as bus time-out, local bus parity errors, and invalid physical memory addresses or access types. This exception is not maskable.

A Bus Error exception occurs only when a cache miss refill, uncached reference, or unbuffered write occurs simultaneously. In other words, it occurs when an illegal access is detected during BCU read. For details of illegal accesses.

(2) Processing

The common interrupt vector is used for a Bus Error exception. The IBE or DBE code in the ExcCode field of the Cause register is set, signifying whether the instruction caused the exception by an instruction reference, load operation, or store operation.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

The physical address at which the fault occurred can be computed from information available in the System Control Coprocessor (CP0) registers.

- If the IBE code in the Cause register is set (indicating an instruction fetch), the virtual address is contained in the EPC register.
- If the DBE code is set (indicating a load or store), the virtual address of the instruction that caused the exception is saved to the EPC register.

The virtual address of the load and store instruction can then be obtained by interpreting the instruction. The physical address can be obtained by using the TLBP instruction and reading the EntryLo register to compute the physical page number.

At the time of this exception, the kernel reports the UNIX SIGBUS (bus error) signal to the current process, but the exception is usually fatal.



2.5.4.10 System call exception

(1) Cause

A System Call exception occurs during an attempt to execute the SYSCALL instruction. This exception is not maskable.

(2) Processing

The common exception vector is used for this exception, and the Sys code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the SYSCALL instruction unless it is in a branch delay slot, in which case the EPC register contains the address of the preceding branch instruction.

If the SYSCALL instruction is in a branch delay slot, the BD bit of the Status register is set to 1; otherwise this bit is cleared.

(3) Servicing

When this exception occurs, control is transferred to the applicable system routine.

To resume execution, the EPC register must be altered so that the SYSCALL instruction does not re-execute; this is accomplished by adding a value of 4 to the EPC register before returning.

If a SYSCALL instruction is in a branch delay slot, interpretation (decoding) of the branch instruction is required to resume execution.

2.5.4.11 Breakpoint exception

(1) Cause

A Breakpoint exception occurs when an attempt is made to execute the BREAK instruction. This exception is not maskable.

(2) Processing

The common exception vector is used for this exception, and the Bp code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

When the Breakpoint exception occurs, control is transferred to the applicable system routine. Additional distinctions can be made by analyzing the unused bits of the BREAK instruction (bits 25 to 6), and loading the contents of the instruction whose address the EPC register contains.

To resume execution, the EPC register must be altered so that the BREAK instruction does not re-execute; this is accomplished by adding a value of 4 to the EPC register before returning.

If a BREAK instruction is in a branch delay slot, interpretation (decoding) of the branch instruction is required to resume execution.



2.5.4.12 Coprocessor unusable exception

(1) Cause

The Coprocessor Unusable exception occurs when an attempt is made to execute a coprocessor instruction for either:

- \diamond a corresponding coprocessor unit that has not been marked usable (Status register bit, CU0 = 0), or
- ♦ CP0 instructions, when the unit has not been marked usable (Status register bit, CU0 = 0) and the process executes in User or Supervisor mode.

This exception is not maskable.

(2) Processing

The common exception vector is used for this exception, and the CPU code in the ExcCode field of the Cause register is set. The CE bit of the Cause register indicates which of the four coprocessors was referenced. The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

The coprocessor unit to which an attempted reference was made is identified by the CE bit of the Cause register. One of the following processing is performed by the handler:

- If the process is entitled access to the coprocessor, the coprocessor is marked usable and the corresponding state is restored to the coprocessor.
- ✤ If the process is entitled access to the coprocessor, but the coprocessor does not exist or has failed, interpretation of the coprocessor instruction is possible.
- If the BD bit in the Cause register is set to 1, the branch instruction must be interpreted; then the coprocessor instruction can be emulated and execution resumed with the EPC register advanced past the coprocessor instruction.
- If the process is not entitled access to the coprocessor, the kernel reports UNIX SIGILL/ILL_PRIVIN_FAULT (illegal instruction/privileged instruction fault) signal to the current process, and this exception is fatal.



2.5.4.13 Reserved instruction exception

(1) Cause

The Reserved Instruction exception occurs when an attempt is made to execute one of the following instructions:

- Instruction with an undefined major opcode (bits 31 to 26)
- SPECIAL instruction with an undefined minor opcode (bits 5 to 0)
- REGIMM instruction with an undefined minor opcode (bits 20 to 16)
- 64-bit instructions in 32-bit User or Supervisor mode

64-bit operations are always valid in Kernel mode regardless of the value of the KX bit in the Status register. This exception is not maskable.

(2) Processing

The common exception vector is used for this exception, and the RI code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

All currently defined MIPS ISA instructions can be executed. The process executing at the time of this exception is handled by a UNIX SIGILL/ILL_RESOP_FAULT (illegal instruction/reserved operand fault) signal. This error is usually fatal.

2.5.4.14 Trap exception

(1) Cause

The Trap exception occurs when a TGE, TGEU, TLT, TLTU, TEQ, TNE, TGEI, TGEUI, TLTI, TLTUI, TEQI, or TNEI instruction results in a TRUE condition. This exception is not maskable.

(2) Processing

The common exception vector is used for this exception, and the Tr code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the trap instruction causing the exception unless the instruction is in a branch delay slot, in which case the EPC register contains the address of the preceding branch instruction and the BD bit of the Cause register is set to 1.

(3) Servicing

At the time of a Trap exception, the kernel reports the UNIX SIGFPE/FPE_INTOVF_TRAP (floating-point exception/integer overflow) signal to the current process, but the exception is usually fatal.

2.5.4.15 Integer overflow exception

(1) Cause

An Integer Overflow exception occurs when an ADD, ADDI, SUB, DADD, DADDI, or DSUB instruction results in a 2's complement overflow. This exception is not maskable.

(2) Processing

The common exception vector is used for this exception, and the Ov code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception unless the instruction is in a branch delay slot, in which case the EPC register contains the address of the preceding branch instruction and the BD bit of the Cause register is set to 1.

(3) Servicing

At the time of the exception, the kernel reports the UNIX SIGFPE/FPE_INTOVF_TRAP (floating-point exception/integer overflow) signal to the current process, and this exception is usually fatal.



2.5.4.16 Watch exception

(1) Cause

A Watch exception occurs when a load or store instruction references the physical address specified by the WatchLo/WatchHi registers. The WatchLo/WatchHi registers specify whether a load or store or both could have initiated this exception.

- When the R bit of the WatchLo register is set to 1: Load instruction
- When the W bit of the WatchLo register is set to 1: Store instruction
- When both the R bit and W bit of the WatchLo register are set to 1: Load instruction or store instruction

The CACHE instruction never causes a Watch exception.

The Watch exception is postponed while the EXL bit in the Status register is set to 1, and Watch exception is only maskable by setting the EXL bit in the Status register to 1.

(2) Processing

The common exception vector is used for this exception, and the Watch code in the ExcCode field of the Cause register is set.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

The Watch exception is a debugging aid; typically the exception handler transfers control to a debugger, allowing the user to examine the situation. To continue, once the Watch exception must be disabled to execute the faulting instruction. The Watch exception must then be reenabled. The faulting instruction can be executed either by the debugger or by setting breakpoints.

2.5.4.17 Interrupt exception

(1) Cause

The Interrupt exception occurs when one of the eight interrupt conditions^{Note} is asserted. In the VR4120A CPU, interrupt requests from internal peripheral units first enter the ICU and are then notified to the CPU core via one of four interrupt sources (Int(3:0)) or NMI.

Each of the eight interrupts can be masked by clearing the corresponding bit in the IM field of the Status register, and all of the eight interrupts can be masked at once by clearing the IE bit of the Status register or setting the EXL/ERL bit.

Note They are 1 timer interrupt, 5 ordinary interrupts, and 2 software interrupts.

(2) Processing

The common exception vector is used for this exception, and the Int code in the ExcCode field of the Cause register is set.

The IP field of the Cause register indicates current interrupt requests. It is possible that more than one of the bits can be simultaneously set (or cleared) if the interrupt request signal is asserted and then deasserted before this register is read.

The EPC register contains the address of the instruction that caused the exception. However, if this instruction is in a branch delay slot, the EPC register contains the address of the preceding jump or branch instruction, and the BD bit of the Cause register is set to 1.

(3) Servicing

If the interrupt is caused by one of the two software-generated exceptions (SW0 or SW1), the interrupt condition is cleared by setting the corresponding Cause register bit to 0.

If the interrupt is caused by hardware, the interrupt condition is cleared by deactivating the corresponding interrupt request signal.

2.5.5 Exception processing and servicing flowcharts

The remainder of this chapter contains flowcharts for the following exceptions and guidelines for their handlers:


- ♦ Common exceptions and a guideline to their exception handler
- ♦ TLB/XTLB Refill exception and a guideline to their exception handler
- ♦ Cold Reset, Soft Reset and NMI exceptions, and a guideline to their handler.

Generally speaking, the exceptions are "processed" by hardware (HW); the exceptions are then "serviced" by software (SW).



Figure 2-63. Common Exception Handling (1/2)

(a) Handling Exceptions other than Cold Reset, Soft Reset, NMI, and TLB/XTLB Refill (Hardware)



RemarkThe interrupts can be masked by setting the IE or IM bit.The Watch exception can be set to pending state by setting the EXL bit to 1.



Figure 2-63. Common Exception Handling (2/2)

(b) Servicing Common Exceptions (Software)






Figure 2-64. TLB/XTLB Refill Exception Handling (1/2)

(a) Handling TLB/XTLB Refill Exceptions (Hardware)







Figure 2-64. TLB/XTLB Refill Exception Handling (2/2)

(b) Servicing TLB/XTLB Refill Exceptions (Software)








Figure 2-65. Cold Reset Exception Handling






Figure 2-66. Soft Reset and NMI Exception Handling



2.6 Initialization Interface

This section describes the reset sequence of the VR4120A Core. For details about factors of reset or reset of the whole VR4120A Core.

2.6.1 Cold reset

In the VR4120A Core, a cold reset sequence is executed in the CPU core in the following cases:

- Hardware reset
- Deadman's SW shutdown
- Software shutdown
- HAL Timer shutdown

A Cold Reset completely initializes the CPU core, except for the following register bits.

- The SR bit of the Status register is cleared to 0.
- The ERL and BEV bits of the Status register are set to 1.
- The upper limit value (31) is set in the Random register.
- The Wired register is initialized to 0.
- In the Config register, bits 31 to 28 are set to 7, bit 15 is set to the same setting as the BIG pin, bits 11 to 9 are set to 4, bits 8 to 6 are set to 3, and bit 5 is set to 0. All other bits in the Config register are undefined.
- The values of the other registers are undefined.

2.6.2 Soft reset

A Soft Reset initializes the CPU core without affecting the clocks; in other words, a Soft Reset is a logic reset. In a Soft Reset, the CPU core retains as much state information as possible; all state information except for the following is retained:

- The SR, ERL and BEV bits of the Status register are set to 1.
- The Count register is initialized to 0.
- The IP7 bit of the Cause register is cleared to 0.
- Any Interrupts generated on the SysAD bus are cleared.
- NMI is cleared.
- In the Config register, bits 31 to 28 are set to 7, bit 15 is set to the same setting as the BIG pin, bits 11 to 9 are set to 4, bits 8 to 6 are set to 3, and bit 5 is set to 0. All other bits in the Config register are undefined.

2.6.3 VR4120A processor modes

The VR4120A supports various modes, which can be selected by the user. The CPU core mode is set each time a write occurs in the Status register and Config register. The on-chip peripheral unit mode is set by writing to the I/O register.

This section describes the CPU core's operation modes. For operation modes of on-chip peripheral units, see the chapters describing the various units.



2.6.3.1 Power modes

The VR4120A supports four power modes: Fullspeed mode, Standby mode, Suspend mode, and Hibernate mode.

(1) Fullspeed mode

This is the normal operation mode.

The VR4120A core's default operation status is Fullspeed mode. After a reset, the VR4120A core returns to Fullspeed mode.

(2) Standby mode

The effect of the Standby Mode is the same as for the Suspend Mode.

(3) Suspend mode

When a SUSPEND instruction is executed, the VR4120A core can be set to Suspend mode. In Suspend mode, all of the internal clocks in the VR4120A core except for the timer and interrupt control clocks are held at high level. When a SUSPEND instruction has completed the WB stage, the VR4120A core waits until the CPU interface (SysAD Bus) enters the idle state. After confirming this idle state, the VR4120A internal clock signals are fixed at high level by the on-chip clock generator. Operation of the interrupt clock (MOUT) continues. The VR4120A core in Suspend mode is returned to Fullspeed mode if any interrupt occurs, including a timer interrupt that occurs internally.

(4) Hibernate mode

When a HIBERNATE instruction is executed, the VR4120A core can be set to Hibernate mode. In Hibernate mode, all of the internal clocks in the VR4120A core are held at high level, including the interrupt clock (MOUT). Note that during Hibernate mode the on-chip clock generator still operates with the CPU clock (100 MHz/66 MHz). The VR4120A core is returned to Fullspeed mode from Hibernate mode via a Cold Reset.

If the power continues to be supplied during Hibernate mode, there is no need to initialize the clock generator on a Cold Reset.

2.6.3.2 Privilege mode

The VR4120A supports three system modes: kernel expanded addressing mode, supervisor expanded addressing mode, and user expanded addressing mode. These three modes are described below.

(1) Kernel expanded addressing mode

When the Status register's KX bit has been set, an expanded TLB miss exception vector is used when a TLB miss occurs for the kernel address. While in kernel mode, the MIPS III operation code can always be used, regardless of the KX bit.

(2) Supervisor expanded addressing mode

When the Status register's SX bit has been set, the MIPS III operation code can be used when in supervisor mode and an expanded TLB miss exception vector is used when a TLB miss occurs for the supervisor address.

(3) User expanded addressing mode

When the Status register's UX bit has been set, the MIPS III operation code can be used when in user mode, and an expanded TLB miss exception vector is used when a TLB miss occurs for the user address. When this bit is cleared, the MIPS I and II operation codes can be used, as can 32-bit virtual addresses.



2.6.3.3 Reverse endian

When the Status register's RE bit has been set, the endian ordering is reversed to adopt the user software's perspective. However, the RE bit of the Status register must be set to 0 since the VR4120A supports the little-endian order only.

2.6.3.4 Bootstrap exception vector (BEV)

The BEV bit is used to generate an exception during operation testing (diagnostic testing) of the cache and main memory system. This bit is automatically set to 1 after reset or NMI exception.

When the Status register's BEV bit has been set, the address of the TLB miss exception vector is changed to the virtual address FFFF_FFF_BFC0_0200H and the ordinary execution vector is changed to address FFFF_FFFF_BFC0_0380H.

When the BEV bit is cleared, the TLB miss exception vector's address is changed to FFFF_FFF_8000_0000H and the ordinary execution vector is changed to address FFFF_FFF_8000_0180H.

2.6.3.5 Cache error check

The Status register's CE bit has no meaning because the VR4120A does not support cash parity.

2.6.3.6 Parity error prohibit

When the Status register's DE bit has been set, the processor does not issue any cache parity error exceptions.

2.6.3.7 Interrupt enable (IE)

When the Status register's IE bit has been cleared, no interrupts can be received except for reset interrupts and nonmaskable interrupts.



2.7 Cache Memory

This section describes in detail the cache memory: its place in the VR4120A Core memory organization, and individual organization of the caches.

2.7.1 Memory organization

Figure 2-67 shows the VR4120A Core system memory hierarchy. In the logical memory hierarchy, the caches lie between the CPU and main memory. They are designed to make the speedup of memory accesses transparent to the user.

Each functional block in Figure 2-67 has the capacity to hold more data than the block above it. For instance, main memory (physical memory) has a larger capacity than the caches. At the same time, each functional block takes longer to access than any block above it. For instance, it takes longer to access data in main memory than in the CPU on-chip registers.




Figure 2-67. Logical Hierarchy of Memory


The V_R4120A has two on-chip caches: one holds instructions (the instruction cache), the other holds data (the data cache). The instruction and data caches can be read in one PClock cycle.

2 PCycles are needed to write data. However, data writes are pipelined and can complete at a rate of one per PClock cycle. In the first stage of the cycle, the store address is translated and the tag is checked; in the second stage, the data is written into the data RAM.



2.7.2 Cache organization

This section describes the organization of the on-chip data and instruction caches. Figure 2-68 provides a block diagram of the V_R4120A Core cache and memory model.





(1) Cache line lengths

A cache line is the smallest unit of information that can be fetched from main memory for the cache, and that is represented by a single tag.

★ The cache line size is 4 words (16 bytes) or 8 words (32 bytes) for the instruction cache, and 4 words (16 bytes) for the data cache.

For the cache tag, see 2.7.2.1 Organization of the instruction cache (I-cache) and 2.7.2.2 Organization of the data cache (D-cache).

(2) Cache sizes

The instruction cache in the VR4120A Core is 16 Kbytes; the data cache is 8 Kbytes.

2.7.2.1 Organization of the instruction cache (I-cache)

Each line of I-cache data (although it is actually an instruction, it is referred to as data to distinguish it from its tag) has an associated 23-bit tag that contains a 22-bit physical address, and a single valid bit.


The VR4120A Core I-cache has the following characteristics:

- \diamond direct-mapped
- \diamond indexed with a virtual address
- \diamond checked with a physical tag
- ♦ organized with a 4-word (16-byte) or 8-word (32-byte) cache line

Figure 2-69 shows the format of a 4-word (16-byte) I-cache line.







PTag: Physical tag (bits 31 to 10 of physical address)

V: Valid bit

Data: Cache data

2.7.2.2 Organization of the data cache (D-cache)


Each line of D-cache data has an associated 25-bit tag that contains a 22-bit physical address, a Valid bit, a Dirty bit, and a Write-back bit.

The VR4120A Core D-cache has the following characteristics :

- ♦ write-back
- ♦ direct-mapped
- \diamond indexed with a virtual address
- \diamond checked with a physical tag
- ♦ organized with a 4-word (16-byte) cache line.

Figure 2-70 shows the format of a 4-word (16-byte) D-cache line.

Figure 2-70. Data Cache Line Format





2.7.2.3 Accessing the caches

Figure 2-71 shows the virtual address (VA) index into the caches. The number of virtual address bits used to index the instruction and data caches depends on the cache size.

(1) Data cache addressing

Using VA (12:4). The most-significant bit is VA12 because the cache size is 8 Kbytes. The least-significant bit is VA4 because the line size is 4 words (16 bytes) or 8 words (32 bytes).

(2) Instruction cache addressing

Using VA (13:4). The most-significant bit is VA13 because the cache size is 16 Kbytes. The least-significant bit is VA4 because the line size is 4 words (16 bytes).




Figure 2-71. Cache Data and Tag Organization

Note Data is output in 32-bit units from the instruction cache, and in 64-bit units from the data cache.



2.7.3 Cache operations

As described earlier, caches provide temporary data storage, and they make the speedup of memory accesses transparent to the user. In general, the CPU core accesses cache-resident instructions or data through the following procedure:

- 1. The CPU core, through the on-chip cache controller, attempts to access the next instruction or data in the appropriate cache.
- 2. The cache controller checks to see if this instruction or data is present in the cache.
 - ♦ If the instruction/data is present, the CPU core retrieves it. This is called a cache hit.
 - If the instruction/data is not present in the cache, the cache controller must retrieve it from memory. This is called a cache miss.
- 3. The CPU core retrieves the instruction/data from the cache and operation continues.

It is possible for the same data to be in two places simultaneously: main memory and cache. This data is kept consistent through the use of a write-back methodology; that is, modified data is not written back to memory until the cache line is to be replaced.

Instruction and data cache line replacement operations are described in the following sections.

2.7.3.1 Cache write policy

The V_R4120A Core manages its data cache by using a write-back policy; that is, it stores write data into the cache, instead of writing it directly to memory^{Note}. Some time later this data is independently written into memory. In the V_R4120A implementation, a modified cache line is not written back to memory until the cache line is to be replaced either in the course of satisfying a cache miss, or during the execution of a write-back CACHE instruction.

When the CPU core writes a cache line back to memory, it does not ordinarily retain a copy of the cache line, and the state of the cache line is changed to invalid.

Note Contrary to the write-back, the write-through cache policy stores write data into the memory and cache simultaneously.



2.7.4 Cache states

(1) Cache line

The three terms below are used to describe the state of a cache line:

- ♦ Dirty: a cache line containing data that has changed since it was loaded from memory.
- ♦ Clean: a cache line that contains data that has not changed since it was loaded from memory.
- Invalid: a cache line that does not contain valid information must be marked invalid, and cannot be used. For example, after a Soft Reset, software sets all cache lines to invalid. A cache line in any other state than invalid is assumed to contain valid information. Neither Cold reset nor Soft reset makes the cache state invalid. Software makes the cache state invalid.

(2) Data cache

The data cache supports three cache states:

- ♦ Invalid
- ♦ Valid clean
- ♦ Valid dirty

(3) Instruction cache

The instruction cache supports two cache states:

- ♦ Invalid
- ♦ Valid

The state of a valid cache line may be modified when the processor executes a CACHE operation. CACHE operations are described in **APPENDIX A MIPS III INSTRUCTION SET DETAILS**.



2.7.5 Cache state transition diagrams

The following section describes the cache state diagrams for the data and instruction cache lines. These state diagrams do not cover the initial state of the system, since the initial state is system-dependent.

2.7.5.1 Data cache state transition

The following diagram illustrates the data cache state transition sequence. A load or store operation may include one or more of the atomic read and write operations shown in the state diagram below, which may cause cache state transitions.

- Read (1) indicates a read operation from main memory to cache, inducing a cache state transition.
- ♦ Read (2) indicates a read operation from cache to the CPU core, which induces no cache state transition.
- ♦ Write (1) indicates a write operation from CPU core to cache, inducing a cache state transition.
- ♦ Write (2) indicates a write operation from CPU core to cache, which induces no cache state transition.






Figure 2-72. Data Cache State Diagram

2.7.5.2 Instruction cache state transition

The following diagram illustrates the instruction cache state transition sequence.

Read (1) indicates a read operation from main memory to cache, inducing a cache state transition. Read (2) indicates a read operation from cache to the CPU core, which induces no cache state transition.









2.7.6 Cache data integrity

Figure 2-74 to Figure 2-88 shows checking operations for various cache accesses.















Figure 2-76. Data Check Flow on Store Operations

Figure 2-77. Data Check Flow on Index_Invalidate Operations









Figure 2-78. Data Check Flow on Index_Writeback_Invalidate Operations

Figure 2-79. Data Check Flow on Index_Load_Tag Operations











Figure 2-81. Data Check Flow on Create_Dirty Operations








Figure 2-82. Data Check Flow on Hit_Invalidate Operations










Figure 2-84. Data Check Flow on Fill Operations










Figure 2-86. Writeback Flow





Figure 2-87. Refill Flow








Figure 2-88. Writeback & Refill Flow

Remark Write-back Procedure:

On a store miss write-back, data tag is checked and data is transferred to the write buffer. If an error is detected in the data field, the write back is not terminated; the erroneous data is still written out to main memory. If an error is detected in the tag field, the write-back bus cycle is not issued.

The cache data may not be checked during CACHE operation.

2.7.7 Manipulation of the caches by an external agent

The VR4120A does not provide any mechanisms for an external agent to examine and manipulate the state and contents of the caches.



2.8 CPU Core Interrupts

Four types of interrupt are available on the CPU core. These are:

- ♦ one non-maskable interrupt, NMI
- ♦ five ordinary interrupts
- ♦ two software interrupts
- ♦ one timer interrupt

For the interrupt request input to the CPU core.

2.8.1 Non-maskable interrupt (NMI)


The non-maskable interrupt is acknowledged by asserting the NMI signal (internal), forcing the processor to branch to the Reset Exception vector. This signal is latched into an internal register at the rising edge of MasterOut signal (internal), as shown in Figure 2-89.

NMI only takes effect when the processor pipeline is running.

This interrupt cannot be masked.

Figure 2-89 shows the internal service of the NMI signal. The NMI signal is latched into an internal register by the rising edge of MasterOut. The latched signal is inverted to be transferred to inside the device as an NMI request.

Figure 2-89. Non-maskable Interrupt Signal



2.8.2 Ordinary interrupts

Ordinary interrupts are acknowledged by asserting the Int(4:0) signals (internal). However, Int4 never occurs in the VR4120A.

This interrupt request can be masked with the IM (6:2), IE, and EXL fields of the Status register.

2.8.3 Software interrupts generated in CPU core

Software interrupts generated in the CPU core use bits 1 and 0 of the IP (interrupt pending) field in the Cause register. These may be written by software, but there is no hardware mechanism to set or clear these bits.

After the processing of a software interrupt exception, corresponding bit of the IP field in the Cause register must be cleared before returning to ordinary routine or enabling multiple interrupts until the operation returns to normal routine.

This interrupt request is maskable through the IM (1:0), IE, and EXL fields of the Status register.

2.8.4 Timer interrupt

The timer interrupt uses bit 7 of the IP (interrupt pending) field of the Cause register. This bit is set automatically whenever the value of the Count register equals the value of the Compare register, and an interrupt request is acknowledged.

This interrupt is maskable through IM7 of the IM field of the Status register.



2.8.5 Asserting interrupts

2.8.5.1 Detecting hardware interrupts

Figure 2-90 shows how the hardware interrupts are readable through the Cause register.

The timer interrupt signal, IP7, is directly readable as bit 15 of the Cause register.

Bits 4 to 0 of the Interrupt register are bit-wise ORed with the current value of the Int4 to 0 signals and the result is directly readable as bits 14 to 10 of the Cause register.

IP1 and IP0 of the Cause register, which are described in **Section 2.5 Exception Processing**, are software interrupts. There is no hardware mechanism for setting or clearing the software interrupts.




Figure 2-90. Hardware Interrupt Signals




2.8.5.2 Masking interrupt signals

Figure 2-91 shows the masking of the CPU core interrupt signals.

- Cause register bits 15 to 8 (IP7 to IP0) are AND-ORed with Status register interrupt mask bits 15 to 8 (IM7 to IM0) to mask individual interrupts.
- Status register bit 0 is a global Interrupt Enable (IE). It is ANDed with the output of the AND-OR logic shown in Figure 2-91 to produce the CPU core interrupt signal. The EXL bit in the Status register also enables these interrupts.

Figure 2-91. Masking of Interrupt Request Signals



Bit	Function		Setting
IE	Whole interrupts enable	1 : Enable 0 : Disable	
IM(7:0)	Interrupt mask	Each bit	1 : Enable 0 : Disable
IP(7:0)	Interrupt request	Each bit	1 : Pending 0 : Not pending

CHAPTER 3 SYSTEM CONTROLLER

Phase-out/Discontinued

3.1 Overview

This block is an internal system controller for the μ PD98501. System Controller provides bridging function among the CPU system bus "SysAD", NEC original high-speed on-chip bus "IBUS" and memory bus for SDRAM/PROM/ FLASH.

Features of System Controller are as follows.

- Provides bus-bridging function among SysAD bus, IBUS and external system bus (MEMORY, etc.)
- Supports Endian Converting function on SysAD bus
- Can directly connect SDRAM and PROM/FLASH
- Supports Deadman's SW Timer and separated 2ch Timers
- Supports NS16550 compatible UART and EEPROM interface

3.1.1 CPU interface

- Connects directly to the VR4120A CPU bus "SysAD bus".
- Supports all VR4120A bus cycles at 66 MHz or 100 MHz.
- Supports only data rate D.
- Supports only sequential ordering.
- 4 words (16 bytes) x 4 entry write command buffer.
- Little-Endian or Big-Endian byte order.
- Don't support 8-word burst R/W on SysAD bus

3.1.2 Memory interface

- 66 MHz or 100 MHz memory bus.
- Up to 32-MB base memory range supports SDRAM.
- Up to 8-MB write-protectable Boot memory range supports PROM/FLASH.
- On-chip programmable SDRAM refresh controller.
- 4-word (16-byte) Write data buffer.
- 4-word (16-byte) Prefetch data buffer (memory-to-CPU).
- PROM/FLASH data signals multiplexed on SDRAM data signals.
- Variable Flash memory data bus. (8, 16, 32 bits)
- Programmable memory bus arbitration priority.
- Programmable address ranges for the memory.
- Programmable RAS-CAS Delay (2, 3, 4 clocks).
- Programmable CAS Latency (2, 3 clocks).



3.1.3 IBUS interface

- Master and target capability.
- 64-word (256-byte) IBUS Slave TxFIFO (IBUS read data from MEMORY).
- 64-word (256-byte) IBUS Slave RxFIFO (IBUS writes data to MEMORY).
- 4-word (16-byte) IBUS Master TxFIFO (VR4120A read data from IBUS).
- 4-word (16-byte) IBUS Master RxFIFO (VR4120A writes data to IBUS).
- Supports the bus timer to detect IBUS stall.
- 66 MHz IBUS clock rate.
- Supports 266 MB/s (32 bits @66 MHz) bursts on IBUS.
- Support endian conversion between memory and IBUS slave I/F
- Support endian conversion between SyaAD bus and IBUS master I/F

3.1.4 UART

- Universal Asynchronous Receiver/Transmitter
- Modem control functions
- Even, odd or no parity bit generation
- Fully prioritized interrupt control

★ 3.1.5 EEPROM

- 165/250-kHz clock rate (Depend on CPU clock rate; 66/100 MHz)
- Support only 3.3-V EEPROM (Recommended National Semiconductor's "NM93C46")
- Support Micro Wire interface for Serial EEPROM
- · Support auto-load function for two addresses of MAC at system boot

3.1.6 Timer

• Two 32-bit loadable general-purpose timers generating interrupt to CPU

3.1.7 Interrupt controller


- Generates NMI and INT
- All interrupt causing events maskable

3.1.8 DSU (Deadman's SW unit)

• Deadman's SW UNIT generates cold reset to CPU




3.1.9 System block diagram



IBUS

Phase-out/Discontinued

3.1.10 Data flow diagram



★ 3.2 Registers

3.2.1 Register summary

Following Table summarizes the controller's register set. The base address for the set is 1000_0000H in the physical address space.

Address	Name	B/W	Access	(1/2) Description
1000_0000H	S_GMR	B/W	W/H/B	General Mode Register
1000_0004H	S_GSR	R	W/H/B	General Status Register
1000_0004H	S_ISR	RC	W/H/B	Interrupt Status Register
1000_000CH	S_IMR	R/W	W/H/B	
_		-		Interrupt Mask Register
1000_0010H 1000_0014H	S_NSR	RC R/W	W/H/B	NMI Status Register
_	S_NER		W/H/B	NMI Enable Register
1000_0018H	S_VER	R	W/H/B	Version Register
1000_001CH	S_IOR	R/W	W/H/B	IO Port Register
1000_0020H: 1000_002CH	N/A			Reserved
_	S_WRCR	W	W/H/B	Warm Reset Control Register
1000_0030H				ů – Č
1000_0034H	S_WRSR	R	W/H/B	Warm Reset Status Register
1000_0038H	S_PWCR	R/W	W/H/B	Power Control Register
1000_003CH	S_PWSR	R	W/H/B	Power Control Status Register
1000_0040H:	N/A			Reserved
1000_0048H		D 444		
1000_004CH	ITCNTR	R/W	W/H/B	IBUS Timeout Timer Control Register
1000_0050H	ITSETR	R/W	W/H/B	IBUS Timeout Timer Set Register
1000_0054H: 1000_007CH	N/A			Reserved
1000_0080H	UARTRBR	R	W/H/B	UART, Receiver Buffer Register [DLAB=0,READ]
1000_0080H	UARTTHR	W	W/H/B	UART, Transmitter Holding Register [DLAB=0,WRITE]
1000_0080H	UARTDLL	R/W	W/H/B	UART, Divisor Latch LSB Register [DLAB=1]
1000_0084H	UARTIER	R/W	W/H/B	UART, Interrupt Enable Register [DLAB=0]
1000_0084H	UARTDLM	R/W	W/H/B	UART, Divisor Latch MSB Register [DLAB=1]
1000_0088H	UARTIIR	R	W/H/B	UART, Interrupt ID Register [READ]
1000_0088H	UARTFCR	W	W/H/B	UART, FIFO control Register [WRITE]
1000_008CH	UARTLCR	R/W	W/H/B	UART, Line control Register
1000_0090H	UARTMCR	R/W	W/H/B	UART, Modem Control Register
1000_0094H	UARTLSR	R/W	W/H/B	UART, Line status Register
1000_0098H	UARTMSR	R/W	W/H/B	UART, Modem Status Register
1000_009CH	UARTSCR	R/W	W/H/B	UART, Scratch Register
1000_00A0H	DSUCNTR	R/W	W/H/B	DSU Control Register
1000_00A4H	DSUSETR	R/W	W/H/B	DSU Dead Time Set Register
		W		
1000_00A8H	DSUCLRR		W/H/B	DSU Clear Register
1000_00ACH	DSUTIMR	R	W/H/B	DSU Elapsed Time Register
1000_00B0H	TMMR	R/W	W/H/B	Timer Mode Register
1000_00B4H	TMOCSR	R/W	W/H/B	Timer CH0 Count Set Register
1000_00B8H	TM1CSR	R/W	W/H/B	Timer CH1 Count Set Register
1000_00BCH	TMOCCR	R	W/H/B	Timer CH0 Current Count Register
1000_00C0H	TM1CCR	R	W/H/B	Timer CH1 Current Count Register



				(2/2)
Address	Name	R/W	Access	Description
1000_00C4H:	N/A			Reserved
1000_00CCH				
1000_00D0H	ECCR	W	W/H/B	EEPROM Command Control Register
1000_00D4H	ERDR	R	W/H/B	EEPROM Read Data Register
1000_00D8H	MACAR1	R	W/H/B	MAC Address Register 1
1000_00DCH	MACAR2	R	W/H/B	MAC Address Register 2
1000_00E0H	MACAR3	R	W/H/B	MAC Address Register 3
1000_00E4H:	N/A			Reserved
1000_00FCH				
1000_0100H	RMMDR	R/W	W	Boot ROM Mode Register
1000_0104H	RMATR	R/W	W	Boot ROM Access Timing Register
1000_0108H	SDMDR	R/W	W	SDRAM Mode Register
1000_010CH	SDTSR	R/W	W	SDRAM Type Selection Register
1000_0110H	SDPTR	R/W	W	SDRAM Precharge Timing Register
1000_0114H:	N/A			Reserved
1000_0118H				
1000_011CH	SDRMR	R/W	W	SDRAM Refresh Mode Register
1000_0120H	SDRCR	R	W	SDRAM Refresh Timer Count Register
1000_0124H	MBCR	R/W	W	Memory Bus Control Register
1000_0128H:	N/A			Reserved
1000_0FFCH				

Remarks 1. In the "R/W" field,

- "W" means "writeable"
- "R" means "readable"
- "RC" means "read-cleared"
- "----" means "not accessible"
- 2. All internal registers are 32-bit word aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 4. Read access to the reserved area will set the CBERR bit in the NSR register, and the dummy read response data with the data-error bit set on SysCMD[0] is returned.
- 5. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 6. In the "Access" filed,

"W" means that Word access is valid.

- "H" means that Half word access is valid.
- "B" means that Byte access is valid.
- 7. Write access to the read-only register cause no error, but the write data is lost.
- 8. The CPU can access all internal register, but IBUS Master device cannot access them.

3.2.2 General registers

3.2.2.1 S_GMR (General Mode Register)

The General Mode Register "S_GMR" is a read-write and word-aligned 32-bit register. After initializing, the V $_{\rm R}$ 4120A sets the IAEN bit to enable the IBUS arbiter. S_GMR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:10	Reserved	R/W	0	Hardwired to 0.
9	MSWP	R/W	0	MIF block data swap function enable:
				0 = disable
				1 = enable
8	HSWP	R/W	0	HIF block data swap function enable:
				0 = disable
				1 = enable
7:4	Reserved	R/W	0	Hardwired to 0.
3	UCSEL	R/W	0	UART source clock selection:
				0 = use 1/2 of CPU clock
				1 = use external clock (18.432 MHz)
2	MPFD	R/W	0	Memory-to-CPU prefetch FIFO disable:
				0 = enable
				1 = disable
1	IAEN	R/W	0	IBUS arbiter enable:
				0 = disable (IBUS arbiter does not allow the grant except system controller)
				1 = enable.
0	CRST	R/W	0	Cold reset:
				0 = do nothing
				1 = perform cold reset (same as hardware system reset)

The "HSWP" bit on General mode register is enabler for the endian converter that is located between sysad interface and IBUS master interface, so this works only in IBUS target area. This converter is effective at the case of address swap mode only. This converter performs following data operations.

HSWP		offset	Before Translation	After Translation	
on	Data Size	address	input data[31:0]	output data[31:0]	Note
GMR		[1:0] ^{Note}	in Data Phase	in Data Phase	
0	any	any	[31:0]	[31:0]	i.e. now
	Over 1 word	0	[31.0]	[51.0]	1.e. 110w
	1 byte	0,1,2,3	[31:24][23:16][15:8][7:0]	[7:0][15:8][23:16][31:24]	-
1	2 bytes	0,2	[31:16][15:0]	[15:0] [31:16]	-
	2 hutee	0	[31:8][7:0]	[31:24][23:0]	-
	3 bytes	1	[31:24][23:0]	[31:8][7:0]	-

Table 3-1. Endian Translation Table for the Data Swap Mode (Master)

Note This offset address[1:0] is expression on big-endian mode.

In the following Figure, Upper side is 4 octet data of SysAD BUS. And Lower side is 4 octet data of IBUS master I/F.




Figure 3-1. Endian Translation for the Data Swap Mode (Master)


The "MSWP" bit in General mode register is enabler for the endian converter that is located between memory interface and IBUS slave interface, so this works only for memory access via IBUS slave I/F. This converter is effective at the case of address swap mode only. This converter performs following data operations.

MSWP	Before Translation	After Translation	
on	input data[31:0]	output data[31:0]	Note
GMR	in Data Phase	in Data Phase	
0	[31:0]	[31:0]	i.e. now
1	[31:24][23:16][15:8][7:0]	[7:0][15:8][23:16][31:24]	-

Table 3-2. Endian Translation Table for the Data Swap Mode (Slave)

In the following Figure, Upper side is 4 octet data of memory I/F, and Lower side is 4 octet data of IBUS slave I/F.

Figure 3-2. Endian Translation for the Data Swap Mode (Slave)



Phase-out/Discontinued



3.2.2.2 S_GSR (General Status Register)

The General Status Register "S_GSR" is read-only and word aligned 32-bit register. S_GSR indicates the status of external pins of the μ PD98501. S_GSR contains the following fields:

Bits	Field	R/W	Default	Description
31:2	Reserved	R	0	Hardwired to 0.
2	MIPS16	R	-	Reflects the status of external pin "MIPS16" after reset:
				This field indicates the same value as M16 bit of CPU configuration register.
				0 = connected to GND, that means MIPS16 mode is disabled ^{Note} .
				1 = connected to VCC, that means MIPS16 mode is enabled.
1	CLKSL	R	-	Reflects the status of external pin "CLKSL" after reset:
				0 = connected to GND, that means CPU is operated at 100 MHz.
				1 = connected to VCC, that means CPU is operated at 66 MHz.
0	ENDCEN	R	-	Reflects the status of external pin "ENDCEN" after reset:
				0 = connected to GND, that means Endian Converter is disabled.
				1 = connected to VCC, that means Endian Converter is enabled.

Note The μ PD98501 does not support MIPS16 mode.

3.2.2.3 S_ISR (Interrupt Status Register)

The Interrupt Status Register "S_ISR" is read-clear and word aligned 32-bit register. "S_ISR" indicats the interruption status from SysAD / IBUS interfaces, TIMER, UART and so on. If corresponding bit in S_IMR(Interrupt Mask Register) is reset and the interrupt is not masked, System Controller interrupt to the VR4120A using interrupt signal. The bit in S_ISR is reset after being read by the VR4120A. When the same type of incidents occurs before the bit has been read, the bit will be set again. S_ISR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:5	Reserved	RC	0	Hardwired to 0.
4	WUIS	RC	0	Wakeup interrupt:
				0 = no wakeup request pending.
				1 = some wakeup request pending.
3	EXTIS	RC	0	External interrupt (EXINT_B pin):
				0 = no external interrupt pending.
				1 = external interrupt pending.
2	UARTIS	RC	0	UART interrupt:
				0 = no UART interrupt pending.
				1 = UART interrupt pending.
				UART interruption is one of the following interruptions:
				1. UART receive data buffer full interrupt
				2. UART transmitter buffer empty interrupt
				3. UART line status interrupt
				4. UART modem status interrupt
1	TM1IS	RC	0	Timer CH1 interrupt:
				0 = no timer CH1 interrupt pending.
				1 = timer CH1 interrupt pending.
0	TM0IS	RC	0	Timer CH0 interrupt:
				0 = no timer CH0 interrupt pending.
				1 = timer CH0 interrupt pending.

Remark To clear this register, the CPU must read the byte contained the TMS0IS field.

The Wakeup Interrupt WUIS in S_ISR[4] is generated based on a logical OR function from the USB and ETHERNET MAC wakeup requests in register S_PWSR[8] and S_PWSR[9]. The WUIS interrupt can be masked with the S_IMR[4] register bit WUIM. The causes S_PWSR[8] and S_PWSR[9] cannot be masked individually.

The Wakeup Interrupt WUIS is seen from the CPU in the exception cause register (CPU register 13) as IP[6]. There this interrupt can be masked with the IM[6] bit in the VR4120A status register (CPU register 12).

3.2.2.4 S_IMR (Interrupt Mask Register)

The Interrupt Mask Register "S_IMR" is read-write and word aligned 32-bit register. S_IMR masks interruption for each corresponding incident. A mask bit, which locates in the same bit location to a corresponding bit in S_ISR, controls interruption triggered by the incident. If a bit of this register is reset to 0, the corresponding bit of the S_ISR is masked. If it is set to 1, the corresponding bit is unmasked. When the unmask bit is set and the bit in S_ISR is set, System Controller assert interruption signal to interrupt the V_R4120A. It is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:5	Reserved	R/W	0	Hardwired to 0.
4	WUIM	R/W	0	Wakeup interrupt mask:
				1 = unmask.
				0 = mask.
3	EXTIM	R/W	0	External interrupt (EXINT_B pin) mask:
				1 = unmask.
				0 = mask.
2	UARTIM	R/W	0	UART interrupt mask:
				1 = unmask.
				0 = mask.
1	TM1IM	R/W	0	Timer CH1 interrupt mask:
				1 = unmask.
				0 = mask.
0	TMOIM	R/W	0	Timer CH0 interrupt mask:
				1 = unmask.
				0 = mask.

Phase-out/Discontinued



3.2.2.5 S_NSR (NMI Status Register)

The Interrupt Status Register "S_NSR" is read-clear and word aligned 32-bit register. "S_NSR" shows the nonmaskable interruption "NMI" status from SysAD / IBUS interfaces, External NMI, Memory Interface and so on. If corresponding bit in S_NER (NMI Enable Register) is reset and the NIM is disabled, System Controller interrupt to the VR4120A using non-maskable interrupt signal. The bit in S_NSR is set after being read by the VR4120A. When the same type of incidents occurs before the bit has been read, the bit will be set again. S_NSR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:6	Reserved	RC	0	Hardwired to 0.
5	IRERR	RC	0	Illegal internal register access error:
				0 = no such access.
				1 = illegal internal register access, ex burst access has been performed.
4	EXTNMI	RC	0	External NMI (EXNMI_B pin):
				0 = external NMI is not asserted.
				1 = external NMI is asserted.
3	MAERR	RC	0	Memory address error:
				Memory address error includes the memory access to the illegal memory space (RFU space and out range of the SDRAM/ROM space) and the illegal memory access (byte or halfword ROM access or burst write access to the ROM).
				0 = no such error.
				1 = an address range error occurred during the memory access.
2	ITERR	RC	0	IBUS timeout error:
				IBUS timeout error is occurred when the IBUS is stalled.
				0 = no such error.
				1 = IBUS timeout error.
1	IBERR	RC	0	IBUS bus error:
				IBUS bus error is occurred when the $V_{R}4120A$ accesses to the RFU area in the IBUS target address space (see 1.9 Memory Map).
				0 = no such error.
				1 = a bus error occurred during the IBUS master access.
0	CBERR	RC	0	CPU (VR4120A) bus error:
				V _R 4120A bus error includes the illegal bus command, illegal data align, illegal bust size, and illegal access to the RFU area in register space.
				0 = no such error.
				1 = V _R 4120A bus error.

Remark	To clear this register, the CPU must read the byte contained the CBERR field.



3.2.2.6 S_NER (NMI Enable Register)

The NMI Enable Register "S_NER" is a read-write and word aligned 32-bit register. S_NER enables NMI for each corresponding incident. A Enable bit, which locates in the same bit location to a corresponding bit in S_NSR, controls interruption triggered by the incident. If a bit of this register is reset to 0, the corresponding bit of the S_NSR is disabled. If it is set to 1, the corresponding bit is enabled. When the enable bit is set and the bit in S_NSR is set, System Controller assert interruption signal to interrupt the V_R4120A. S_NER is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:6	Reserved	R/W	0	Hardwired to 0.
5	IRERRE	R/W	0	Illegal internal register access error enable:
				1 = enable.
				0 = disable.
4	EXTNMIE	R/W	0	External NMI (EXNMI_B pin) enable:
				1 = enable.
				0 = disable.
3	MAERRE	R/W	0	Memory address error enable:
				1 = enable.
				0 = disable.
2	ITERRE	R/W	0	IBUS timeout error enable:
				1 = enable.
				0 = disable.
1	IBERRE	R/W	0	IBUS bus error enable:
				1 = enable.
				0 = disable.
0	CBERRE	R/W	0	CPU bus error enable:
				1 = enable.
				0 = disable.

3.2.2.7 S_VER (Version register)

The Version Register "S_VER" is read-only and word aligned 32-bit register. Version Register shows version number of the System Control Unit in the μ PD98501. S_VER is initialized to 0100H at reset and contains the following fields:

Bits	Field	R/W	Default	Description	
31:16	Reserved	R	0	Hardwired to 0.	
15:8	MAJOR	R	03H	Major revision. Hardwired to 01H.	
7:0	MINOR	R	01H	Minor revision. Hardwired to 00H.	



3.2.2.8 S_IOR (IO Port Register)

The IO port register "S_IOR" is a read-write and 32-bit word-aligned register. IO port register is used to indicate the status of software. Each bit of the following POM_OUT fields is connected to the external IO port (POM[7:0]) directly. S_IOR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description	
31:8	Reserved	R/W	0	Hardwired to 0.	
7	POM_OUT7	R/W	0	Set output level for POM7 pin:	
				0 = deassert POM7.	
				1 = assert POM7.	
6	POM_OUT6	R/W	0	Set output level for POM6 pin:	
				0 = deassert POM6.	
				1 = assert POM6.	
5	POM_OUT5	R/W	0	Set output level for POM5 pin:	
				0 = deassert POM5.	
				1 = assert POM5.	
4	POM_OUT4	R/W	0	Set output level for POM4 pin:	
				0 = deassert POM4.	
				1 = assert POM4.	
3	POM_OUT3	R/W	0	Set output level for POM3 pin:	
				0 = deassert POM3.	
				1 = assert POM3.	
2	POM_OUT2	R/W	0	Set output level for POM2 pin:	
				0 = deassert POM2.	
				1 = assert POM2.	
1	POM_OUT1	R/W	0	Set output level for POM1 pin:	
				0 = deassert POM1.	
				1 = assert POM1.	
0	POM_OUT0	R/W	0	Set output level for POM0 pin:	
				0 = deassert POM0.	
				1 = assert POM0.	



3.2.2.9 S_WRCR (Warm Reset Control Register)

The warm reset control register "S_WRCR" is a write-only and 32-bit word-aligned register. S_WRCR generates warm-reset request to USB Controller, Ethernet Controller, ATM Cell Processor, UART, and PCI Controller independently. S_WRCR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description	
31:5	Reserved	W	0	Hardwired to 0.	
4	UARTWR	W	0	Warm reset request for UART:	
				0 = do nothing.	
				1 = perform warm reset.	
3	MAC2WR	W	0	Warm reset request for Ethernet Controller #2:	
				0 = do nothing.	
				1 = perform warm reset.	
2	ATMWR	W	0	Warm reset request for ATM Cell Processor:	
				0 = do nothing.	
				1 = perform warm reset.	
1	MACWR	W	0	Warm reset request for Ethernet Controller #1:	
				0 = do nothing.	
				1 = perform warm reset.	
0	USBWR	W	0	Warm reset request for USB Controller:	
				0 = do nothing.	
				1 = perform warm reset.	

Remark All fields in this register will read back as 0.

3.2.2.10 S_WRSR (Warm Reset Status Register)

The Warm Reset Status Register "S_WRSR" is read-only and word aligned 32bit register. S_WRSR indicates the response from USB Controller, Ethernet Controller and ATM Cell Processor independently. S_WRCR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:5	Reserved	R	0	Hardwired to 0.
4	UARTWRST	R	0	Indicates warm reset status from UART:
				0 = UART is busy to perform the warm reset.
				1 = warm reset has been done. UART is ready.
3	MAC2WRST	R	0	Indicates Warm Reset Status from Ethernet Controller #2:
				0 = Ethernet Controller #2 is busy to perform the warm reset.
				1 = warm reset has been done. MAC Ethernet Controller #2 is ready.
2	ATMWRST	R	0	Indicates Warm Reset Status from ATM Cell Processor:
				0 = ATM Cell Processor is busy to perform the warm reset.
				1 = warm reset has been done. ATM Cell Processor is ready.
1	MACWRST	R	0	Indicates Warm Reset Status from Ethernet Controller #1:
				0 = Ethernet Controller #1 is busy to perform the warm reset
				1 = warm reset has been done. MAC Ethernet Controller #1 is ready.
0	USBWRST	R	0	Indicates warm reset status from USB Controller:
				0 = USB Controller is busy to perform the warm reset.
				1 = warm reset has been done. USB Controller is ready.



3.2.2.11 S_PWCR (Power Control Register)

The Power Control Register "S_PWCR" is read-write and word aligned 32-bit register. S_PWCR requests to keep the IDLE State for USB Controller, Ethernet Controller and ATM Cell Processor. CPU must request these interface block to keep the IDLE State and check their acknowledgement using read the Power Status Register "S_PWSR" prior to perform SUSPEND by setting following xxxSTOP field. S_WRCR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:20	Reserved	R/W	0	Hardwired to 0.
19	MAC2STOP	R/W	0	SUSPEND request for Ethernet Controller #2:
				0 = enable system clock for Ethernet Controller #2.
				1 = disable system clock for Ethernet Controller #2.
18	ATMSTOP	R/W	0	SUSPEND request for ATM Cell Processor:
				0 = enable system clock for ATM Cell Processor.
				1 = disable system clock for ATM Cell Processor.
17	MACSTOP	R/W	0	SUSPEND request for Ethernet Controller #1:
				0 = enable system clock for Ethernet Controller #1.
				1 = disable system clock for Ethernet Controller #1.
16	USBSTOP	R/W	0	Suspend request for USB Controller:
				0 = enable system clock for USB Controller.
				1 = disable system clock for USB Controller.
15:4	Reserved	R/W	0	Hardwired to 0.
3	MAC2IDRQ	R/W	0	IDLE request for Ethernet Controller #2:
				0 = do nothing.
				1 = request to keep the IDEL State.
2	ATMIDRQ	R/W	0	IDLE request for ATM Cell Processor:
				0 = do nothing.
				1 = request to keep the IDEL State.
1	MACIDRQ	R/W	0	IDLE request for Ethernet Controller #1:
				0 = do nothing.
				1 = request to keep the IDLE State.
0	USBIDRQ	R/W	0	Idle request for USB Controller:
				0 = do nothing.
				1 = request to keep the idle state.

Remark Before accesses to this register, the VR4120A must flush the internal write command buffer by reading the IBUS target



3.2.2.12 S_PWSR (Power Status Register)

The Power Status Register "S_PWSR" is read-only and word aligned 32-bit register. The IDLE filed in S_PWSR indicates the status that it is ready to SUSPEND. The WKUP filed in S_PWSR indicates the wakeup request. When IDLE field becomes one, the VR4120A RISC Processor can disable the system clock for the corresponding device by setting the STOP field in S_PWCR. When WKUP field in S_PWSR becomes one, the VR4120A must enable the system clock for the corresponding device by resetting the STOP field in S_PWCR. The S_WRCR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description	
31:12	Reserved	R	0	Hardwired to 0.	
11	MAC2WKUP	R	0	This field indicates the wakeup request from Ethernet Controller #2.	
				0 = No wakeup request is pending.	
				1 = wakeup request is pending.	
10	ATMWKUP	R	0	This field indicates the wakeup request from ATM Cell Processor.	
				0 = No wakeup request is pending.	
				1 = wakeup request is pending.	
9	MACWKUP	R	0	This field indicate the wakeup request form Ethernet Controller #1	
				0 = No wakeup request is pending.	
				1 = wakeup request is pending.	
8	USBWKUP	R	0	This field indicate the wakeup request from USB Controller	
				0 = No wakeup request is pending.	
				1 = wakeup request is pending.	
7:4	Reserved	R	0	Hardwired to 0.	
3	MAC2IDLE	R	0	This field indicates the IDEL status in Ethernet Controller #2.	
				0 = Not in IDLE state. It means Ethernet Controller #2 is NOT ready to SUSPEND.	
				1 = in IDLE state. It means Ethernet Controller #2 is ready to SUSPEND.	
2	ATMIDLE	R	0	This field indicates the IDLE status in ATM Cell Processor.	
				0 = Not in IDLE state. It means ATM Cell Processor is NOT ready to SUSPEND.	
				1 = in IDLE state. It means ATM Cell Processor is ready to SUSPEND.	
1	MACIDLE	R	0	This field indicate the IDLE status in Ethernet Controller #1	
				0 = Not in IDLE state. It means Ethernet Controller #1 is NOT ready to SUSPEND.	
				1 = in IDLE state. It means Ethernet Controller #1 is ready to SUSPEND.	
0	USBIDLE	R	0	This field indicate the IDLE status in USB Controller	
				0 = Not in IDLE state. It means USB Controller is NOT ready to SUSPEND.	
				1 = in IDLE state. It means USB Controller is ready to SUSPEND.	



3.3 CPU Interface

The System Controller provides the direct interface for the VR4120A using the 32-bit SysAD bus operated at 100 MHz or 66 MHz.

3.3.1 Overview

- Connects to the VR4120A CPU bus "SysAD bus" directly.
- \bullet Supports all VR4120A bus cycles at 66 MHz or 100 MHz.
- Supports only data rate D.
- Supports only sequential ordering.
- 4 words (16 bytes) x 4 entry Write command buffer.
- Little-Endian or Big-Endian byte order.
- Don't support 8-word burst R/W on SysAD bus

3.3.2 Data rate control

The CPU-to-System Controller data rate is programmable in the EP field (bits 27:24) of the CPU's Configuration Register. The controller supports only data rate D. Thus this System Controller does not support AD mode.

3.3.3 Address decoding

The controller latches the address on the SysAD bus. It then decodes the address and SysCmd signals to determine the transaction type. Ten address ranges can be decoded:

- One range for External Boot PROM or FLASH.
- One range for External SDRAM.
- One range for System Controller's internal configuration registers.

Boot PROM/FLASH is mapped according to its size. System Controller's internal registers are fixed at base address 1000_0000H, to allow the VR4120A to access them during boot, before they have been configured. All other decode ranges are programmable.

3.3.4 Endian conversion

The BE bit in the configuration register in the VR4120A specifies the byte ordering at reset. BE = 0 configures littleendian order, BE = 1 configures big-endian order. The endian mode is controlled by "BIG" signal. VR4120A interface of the system controller supports both big- and little-endian byte ordering on the SysAd bus by using endian converter. All of the other interfaces in the system controller operate only in little-endian mode.

When the VR4120A is operated in the big-endian mode (external BIG pin is high), the system controller provides the two endian conversion methods controlled by external ENDCEN pin. If ENDCEN pin is low, the system controller performs the data swap on the SysAD bus (see **Table 3-4. Endian Translation Table in Endian Converter (1)**). If ENDCEN pin is high, the system controller performs the address swap on the SysAD bus (the detail is described in the **Table 3-4. Endian Translation Table in Endian Translation Table in Endian Translation Table in Endian Converter (1)**.



BIG-pin	ENDCEN-pin	Status Reg RE field in CPU	Endian in CPU	Endian in System Controller	Endian Converter Operation
0	0	0	LITTLE	LITTLE	Transparent
0	1	0	LITTLE	LITTLE	Transparent
1	0	0	BIG	LITTLE	Data swap mode
1	1	0	BIG	LITTLE	Address swap mode

Table 3-3.	Endian	Configuration	Table
1 4010 0 01		Johngaradon	

Remark The VR4120A does NOT support reverse endian mode.

CPU /	Access Type	BIG-pin	ENDCEN-pin	Before Translation SysAD[1:0] in Address Phase	After Translation SysAD[1:0] in Address Phase	Note
Block	2 words	1	1	00	00	valid
	4 words			01	01	invalid
				10	10	invalid
				11	11	invalid
Single	1 byte	1	1	00	11	valid
				01	10	valid
				10	01	valid
				11	00	valid
Single	2 bytes	1	1	00	10	valid
				01	11	invalid
				10	00	valid
				11	01	invalid
Single	3 bytes	1	1	00	01	valid
				01	00	valid
				10	11	invalid
				11	10	invalid
Single	4 bytes	1	1	00	00	valid
				01	01	invalid
				10	10	invalid
				11	11	invalid

Table 3-4. Endian Translation Table in Endian Converter (1)

Table 3-5.	Endian Tra	nslation Tabl	e in Endian	Converter (2)
------------	------------	---------------	-------------	---------------

CPU Access Type	BIG	ENDCEN	Before Translation	After Translation	Note
			SysAD[1:0] in Dataphase	SysAD[1:0] in Dataphase	
Any	1	0	[31:24][23:16][15:8][7:0]	[7:0][15:8][23:16][31:24]	Byte swap



3.3.5 I/O performance

The following table shows the I/O performance accessing from the V $_{\rm R}4120A$ via Host Interface.

W/R	Target Area	Burst Length	Access Latency [CPU clocks]
R	IBUS Target	1	24
R	IBUS Target	2	24-1
R	IBUS Target	4	24-1-1-1
R	Internal Register (except UART)	1	7
R	Internal Register (except UART)	2	INVALID
R	Internal Register (except UART)	4	INVALID
R	Internal UART Register	1	14 (depend UART source clock)
R	Internal UART Register	2	INVALID
R	Internal UART Register	4	INVALID
W	IBUS Target	1	23
W	IBUS Target	2	23
W	IBUS Target	4	23-2-1-2
W	Internal Write Command FIFO	1	6-1(WAIT)
W	Internal Write Command FIFO	2	6-1
W	Internal Write Command FIFO	4	6-1-1-1
W	Internal Register (except UART)	1	7
W	Internal Register (except UART)	2	INVALID
W	Internal Register (except UART)	4	INVALID
W	Internal UART Register	1	15 (depend UART source clock)
W	Internal UART Register	2	INVALID
W	Internal UART Register	4	INVALID

Remarks 1. BUS frequency: SysAD = 100 MHz, IBUS = 66 MHz

2. The latency value accessing to the IBUS Target does NOT include IBUS bus arbitration cycle (about 6 CPU clocks)



★ 3.4 Memory Interface

The CPU accesses memory attached to the controller in the normal way, by addressing the memory space.

3.4.1 Overview

- 66-MHz or 100-MHz memory bus.
- Up to 32-MB base memory range supports SDRAM.
- Up to 8-MB write-protectable Boot memory range supports PROM/FLASH.
- 2 MB x 2 and 4 MB write-protectable memory range supports PROM/FLASH or external devices.
- On-chip programmable SDRAM refresh controller.
- 4-word (16-byte) Prefetch data buffer (Memory-to-CPU).
- PROM/FLASH data signals multiplexed on SDRAM data signals.
- Programmable memory bus arbitration priority.
- Programmable address ranges for the memory.
- Programmable RAS-CAS delay (2, 3, 4 clocks).
- Programmable CAS latency (2, 3 clocks).
- Endian converter on IBUS slave I/F.
- Don't supports 8-word burst R/W from SysAD bus.

3.4.2 Memory regions and devices

The controller connects directly to memory and manages the addresses, data and control signals for the following address ranges:

- One Boot PROM/FLASH range (programmable)
- One System Memory range (programmable)

The following types of memory modules as an example but not limited to, can be used:

- FLASH can be used in the Boot ROM.
- PROM can be used in the Boot ROM.
- 16-Mbit/64-Mbit/128-Mbit SDRAM can be used in the system memory.

Boot ROM can be populated with PROM or 85-ns FLASH chips. Prior to accessing PROM/FLASH, software must configure this address range. The system memory can be populated with 16-Mbit/64-Mbit/128-Mbit SDRAM chips. The system memory is used for the RTOS, M/W and F/W. Prior to accessing SDRAM, software must configure this address range.



3.4.3 Memory signal connections




Table 3-6	External	Pin	Mapping
-----------	----------	-----	---------

External I	External Pin		Access to	Access to
Name	Bits	ROM	External Device	SDRAM
SMA	[13:0]	A[13:0]	A[13:0]	A[13:0]
	[17:14]	A[17:14]	A[17:14]	SDQM[3:0]
	[20:18]	A[20:18]	A[20:18]	
SMD	[31:0]	D[31:0]	D[31:0]	DQ[31:0]
SDCS_B				SDCS_B
SDRAS_B				SDRAS_B
SDCAS_B				SDCAS_B
SDWE_B		SDWE_B	SDWE_B	SDWE_B
SDCKE	[1:0]			SDCKE[1:0]
SDCLK	[1:0]			SDCLK[1:0]
SRMCS_B		SRMCS_B		
SRMOE_B		SRMOE_B	SRMOE_B	

The latency of memory accesses is determined by memory type, speed and prefetch scheme. Following lists some examples of the number of 66 MHz or 100 MHz memory-bus clocks required for each transfer of a 4-word (16-byte) CPU instruction-cache line fill. The first number in the "SysAD CPU Clocks" column is for the first word; the remaining numbers for the subsequent words. Only the most common combinations are shown.

Memory Type	Bank- Interleaved	Page Hit	R/W	Prefetch Hit	Access Latency view from CPU [SysAD clocks]
SDRAM, 10 ns	No	Yes	R	Yes	6-1-1-1
SDRAM, 10 ns	No	Yes	R	No	14-1-1-1
SDRAM, 10 ns	No	Yes	W	N/A	9-1-1-1
Flash, 85 ns (32-bit BUS)	No	No	R	N/A	19-12-12-12
Flash, 85 ns (16-bit BUS)	No	No	R	N/A	31-24-24-24
Flash, 85 ns (8-bit BUS)	No	No	R	N/A	55-48-48
Flash, 85 ns	No	No	W	N/A	18 (Single Access Only))
PROM	No	No	R	N/A	19-12-12-12

 Table 3-7. Examples of Memory Performance (4 word-burst access from CPU)

Remarks 1. SDRAM Configuration: RCD = 3, CL = 2, SDCLK = 100 MHz, FAT = 10

- 2. BUS frequency: SysAD = 100 MHz, IBUS = 66 MHz
- 3. Read performance is calculated by counting the rising edge for CPU clock where the read command is issued by the CPU. Because the CPU issues write data with no wait-states once the write command is issued, the numbers in the table represent the rate at which data is written to memory. The sum of the numbers represents the number of cycles between when the write operation was issued and when the next CPU memory operation can begin.
- 4. The burst write access to the FLASH/ROM is invalid. The CPU can access to the FLASH / ROM using single access only

Memory Type	Bank- Interleaved	Page Hit	R/W	Prefetch Hit	Access Latency view from IBUS [IBUS clocks]
SDRAM, 10 ns	No	Yes	R	N/A	18-1-1-1
SDRAM, 10 ns	No	Yes	W	N/A	12-1-1-1
Flash, 85 ns (32-bit BUS)	No	No	R	N/A	45-1-1-1
Flash, 85 ns (16-bit BUS)	No	No	R	N/A	77-1-1-1
Flash, 85 ns (8-bit BUS)	No	No	R	N/A	141-1-1-1
Flash, 85 ns	No	No	W	N/A	INVALID
PROM	No	No	R	N/A	45-1-1-1

Remarks 1. SDRAM Configuration: RCD = 3, CL = 2, SDCLK = 100 MHz, FAT = 10

- 2. BUS frequency: SysAD = 100 MHz, IBUS = 66 MHz
- 3. Above access latency doses Not include the IBUS arbitration cycle (4 IBUS clocks)
- 4. Any write access to the FLASH/ROM is prohibited. If the IBUS master perform the write access to the FLASH/ROM, The IBUS bus error will be occurred.

Phase-out/Discontinued

3.4.5 Memory control registers

3.4.5.1 RMMDR (ROM Mode Register)

The ROM Mode Register "RMMDR" is a read-write and word aligned 32-bit register. RMMDR is used to setup the PROM/FLASH memory interface. RMMDR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:9	Reserved	R/W	0	Hardwired to 0.
8	WM	R/W	0	Write mask:
				0 = masked. Flash data is protected from unintentional write.
				1 = not masked. Flash data is not protected.
7:2	Reserved	R/W	0	Hardwired to 0.
1:0	FSM	R/W	00	Flash/PROM size model for 1F80_0000H - 1FFF_FFFFH address :
				00 = mode1 (4-Mbyte mode)
				01 = mode2 (8-Mbyte mode)
				10 = mode3 (1-Mbyte mode)
				11 = mode4 (2-Mbyte mode)

Remarks 1. Don't change the value on the FSM field after setting a value into the FSM field

- 2. Don't set the reserved value to each field in this register.
- 3. Memory area at 1F00_0000H 1F7F_FFFFH is independent on the value of FSM field.
- 4. Memory area at 1F00_0000H 1F7F_FFFFH is also dependent on the value of WM field.

3.4.5.2 RMATR (ROM Access Timing Register)

The ROM Access Timing Register "RMATR" is a read-write and word aligned 32-bit register. RMATR is used to set the access time in the PROM/FLASH interface. RMATR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default		Description	
31:3	Reserved	R/W	0	Hardwired to 0.		
2:0	FAT	R/W	000	Flash/PROM acces	s timing for normal ROM:	
				000 = 18 clocks	66 MHz: 272.4 ns	100 MHz: 180 ns
				001 = 4 clocks	66 MHz: 60.6 ns	100 MHz: 40 ns
				010 = 6 clocks	66 MHz: 90.9 ns	100 MHz: 60 ns
				011 = 8 clocks	66 MHz: 121.2 ns	100 MHz: 80 ns
				100 = 10 clocks	66 MHz: 151.5 ns	100 MHz: 100 ns
				101 = 12 clocks	66 MHz: 181.8 ns	100 MHz: 120 ns
				110 = 14 clocks	66 MHz: 212.1 ns	100 MHz: 140 ns
				111 = 16 clocks	66 MHz: 242.4 ns	100 MHz: 160 ns

Remarks 1. ROM Access Timing is depended on the system clock frequency.

2. Memory area at 1F00_0000H - 1F7F_FFFFH is also dependent on the value of FAT field.







Figure 3-3. ROM/ FLASH Memory Read/Write Cycle

ROM Burst Read Cycle





3.4.5.3 SDMDR (SDRAM Mode Register)

The SDRAM Mode Register "SDMDR" is a read-write and word aligned 32-bit register. SDMDR is used to setup the SDRAM interface. SDMDR is initialized to 330H at reset and contains the following fields:

Bits	Field	R/W	Default		Description	
31:10	Reserved	R/W	0	Hardwired to 0.		
9:8	RCD	R/W	11	SDRAM RAS-CAS delay	y:	
				00 = reserved		
				01 = 2 clocks	66 MHz: 30.3 ns	100 MHz: 20 ns
				10 = 3 clocks	66 MHz: 45.5 ns	100 MHz: 30 ns
				11 = 4 clocks (default)	66 MHz: 60.6 ns	100 MHz: 40 ns
7	Reserved	R/W	0	Hardwired to 0.		
6:4	LTMD	R/W	011	SDRAM CAS latency:		
				000 = reserved		
				001 = reserved		
				010 = 2		
				011 = 3 (default)		
				1xx = reserved		
3	Reserved	R/W	0	Hardwired to 0.		
2:0	BL	R/W	000	SDRAM burst length:		
				000 = 1 (default)		
				001 = reserved		
				010 = reserved		
				011 = reserved		
				1xx = reserved		

Remarks 1. RAS-CAS delay time is depended on the system clock frequency.

2. Don't change the value on this register after using the SDRAM.

3. The initialization by setting this register must be done before using the SDRAM.

4. Don't set the reserved value to each field in this register.



3.4.5.4 SDTSR (SDRAM Type Selection Register)

The SDRAM Type Selection Register "SDTSR" is a read-write and word aligned 32-bit register. SDTSR is used to setup the type of SDRAM. SDTSR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description		
31:10	Reserved	R/W	0	Hardwired to 0.		
9:8	SDS R/W 0		00	Total SDRAM size:		
				00 = 4 Mbytes (default)	003F_FFFFH - 0000_0000H	
				01 = 8 Mbytes	007F_FFFFH - 0000_0000H	
				10 = 16 Mbytes	00FF_FFFFH - 0000_0000H	
				11 = 32 Mbytes	01FF_FFFH - 0000_0000H	
7	ВТМ	R/W	0	Number of bank:		
				0 = 1 or 2 banks (default)		
				1 = 3 or 4 banks		
6:4	RAB	R/W	000	Total number of SDRAM address	bits (RAS + CAS) (except bank	
				select pins):		
				000 = 17 bits (default)		
				001 = 18 bits		
				010 = 19 bits		
				011 = 20 bits		
				100 = 21 bits		
				101 = 22 bits		
				110 = reserved		
				111 = reserved		
3:2	Reserved	R/W	0	Hardwired to 0.		
1:0	CAB	R/W	00	Number of column address bits (ex	xcept bank select pins):	
				00 = 7 bits (default)		
				01 = 8 bits		
				10 = 9 bits		
				11 = 10 bits		

Remark Don't set the reserved value to each field in this register.



3.4.5.5 SDPTR (SDRAM Precharge Timing Register)

The SDRAM Precharge Timing Register "SDPTR" is a read-write and word aligned 32-bit register. SDPTR is used to set the Precharge Timing for the SDRAM Controller. SDPTR is initialized to 142H at reset and contains the following fields:

Bits	Field	R/W	Default		Description	
31:9	Reserved	R/W	0	Hardwired to 0.		
8	DPL	R/W	1	Input data -> precharge c	command timing (tdpl):	
				0 = 1 clock	66 MHz: 15.2 ns	100 MHz: 10 ns
				1 = 2 clocks (default)	66 MHz: 30.3 ns	100 MHz: 20 ns
7	Reserved	R/W	0	Hardwired to 0.		
6:4	APT	R/W	100	Active command -> prech	narge command timing (tras):
				000 = 4 clocks	66 MHz: 60.6 ns	100 MHz: 40 ns
				001 = 5 clocks	66 MHz: 75.7 ns	100 MHz: 50 ns
				010 = 6 clocks	66 MHz: 90.9 ns	100 MHz: 60 ns
				011 = 7 clocks	66 MHz: 106.0 ns	100 MHz: 70 ns
				100 = 8 clocks (default)	66 MHz: 121.2 ns	100 MHz: 80 ns
				101 = reserved		
				110 = reserved		
				111 = reserved		
3:2	Reserved	R/W	0	Hardwired to 0.		
1:0	PAT	R/W	10	Precharge command -> a	active command timing (trp):
				00 = 2 clocks	66 MHz: 30.3 ns	100 MHz: 20 ns
				01 = 3 clocks	66 MHz: 45.5 ns	100 MHz: 30 ns
				10 = 4 clocks (default)	66 MHz: 60.6 ns	100 MHz: 40 ns
				11 = reserved		

Remark Don't set the reserved value to each field in this register.

3.4.5.6 SDRMR (SDRAM Refresh Mode Register)

The SDRAM Refresh Mode Register "SDRMR" is a read-write and word aligned 32-bit register. SDRMR is used to initialize the SDRAM Refresh Controller. SDRMR is initialized to 200H at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Hardwired to 0.
15:0	RCSET	R/W	0200H	Reload value for SDRAM refresh timer counter.
				This value, in system clock ticks, is automatically reloaded into the refresh timer counter after the counter reached zero. The refresh timer counter counts down from this value. Thus, time of the count cycle corresponds to 1 plus this filed value. The default value ($200H = 512$) is the refresh rate for an SDRAM chip that requires 4096 refresh cycles every 32 ms (ex. one refresh every 7.8125 μ s) for system clock running at 66 MHz. This is very conservative but it allows for successful boot, after which the reload value can be increased. RCSET [7:0] is hardwired to 0, thus the timer value less than 100H cannot be set this field. If such value is set into this field, the default value "200H" is automatically loaded.

Remark Don't set the reserved value to each field in this register.



3.4.5.7 SDRCR (SDRAM Refresh Timer Count Register)

The SDRAM Refresh Timer Count Register "SDRCR" is a read-only and word aligned 32-bit register. SDRCR is a 16-bit timer that causes an SDRAM refresh when it expires. The SDRAM refresh controller automatically reloads this free-running timer. SDRCR is initialized to 200H at reset and contains the following fields:

Bits	Field	R/W	Default	Description	
31:16	Reserved	R	0	Hardwired to 0.	
15:0	RCC	R	0200H	This filed indicates the current value of SDRAM refresh timer.	

Remark Don't set the reserved value to each field in this register.

3.4.5.8 MBCR (System Bus (Memory Bus) Control Register)

The System Bus (Memory Bus) Control Register "MBCR" is read-write and word aligned 32-bit register. MBCR is used to select priority for ether VR4120A or IBUS for memory access. The VR4120A can assign higher priority to CPU request for memory than IBUS request or assign equal priority to CPU and IBUS request for memory. MBCR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:1	Reserved	R/W	0	Hardwired to 0.
0	BPR	R/W	0	Priority for memory access:
				0: SysAD (CPU) > Refresh > IBUS (default)
				The memory arbiter allows one CPU memory transaction or refresh operation even through the current memory access from IBUS is not yet completed. CPU will be allowed to perform its memory access when the current word count of burst access from IBUS reaches each 16 words or 32 words. Refresh operation is also allowed to interrupt IBUS access.
				1: SysAD (CPU) = Refresh = IBUS
				Three operations are served in order of occurrence. Yet CPU will be granted to access memory when three requests occur simultaneously

Remark Don't set the reserved value to each field in this register.



3.4.6 Boot ROM / Extended chip select

The system controller supports up to 8 MB of boot memory.

3.4.6.1 Boot ROM configuration and address ranges

Boot ROM can be populated with PROM or 85-ns Flash chips, and it must have an access time of 200 ns or less. The System Controller supports 8,16 and 32-bit Boot ROM at locations $1F80_{0000H}$ through $1FFF_FFFH$ in the physical memory space on the V_R4120A. The Boot ROM does not support CPU cache operations.

Table 3-9. Boot-ROM Size Configuration at Reset

RMMDR.FSM	Boot ROM Size	Address Range
00	4 MB	1FC0_0000H through 1FFF_FFFH
01	8 MB	1F80_0000H through 1FFF_FFFH
10	1 MB	1FC0_0000H through 1FCF_FFFH
11	2 MB	1FC0_0000H through 1FDF_FFFH

ROMSEL[1:0]	11	10	C	1	00			
	Do not set	8 bits	16	bits	32 bits			
RMMDR.FSM		Byte Mode	Word Mode	Byte Mode	Word Mode	Byte Mode		
00		4 MB	4 MB	$2 \text{ MB} \times 2$	$2 \text{ MB} \times 2$	$1 \text{ MB} \times 4$		
		(4M $ imes$ 8 bits)	(2M \times 16 bits)	(2M $ imes$ 8 bits)	$(1M \times 16 \text{ bits})$	$(1M \times 8 \text{ bits})$		
01			8 MB	4 MB × 2	$4 \text{ MB} \times 2$	$2 \text{ MB} \times 4$		
			(4M $ imes$ 16 bits)	(4M $ imes$ 8 bits)	(2M $ imes$ 16 bits)	(2M $ imes$ 8 bits)		
10		1 MB	1 MB	$512 \text{ KB} \times 2$	$512 \text{ KB} \times 2$	256 KB imes 4		
		$(1M \times 8 \text{ bits})$	(512K \times 16 bits)	(512K $ imes$ 8 bits)	(256K \times 16 bits)	(256K \times 8 bits)		
11		2 MB	2 MB	1 MB × 2	1 MB × 2	512 KB × 4		
		(2M \times 8 bits)	(1M $ imes$ 16 bits)	$(1M \times 8 \text{ bits})$	(512K \times 16 bits)	(512K \times 8 bits)		

The controller asserts the FLASH/ROM chip select (SRMCS_B) in the address range 1F80_0000H through 1FFF_FFFH. When writes are performed to the ROM/FLASH memory space, the controller asserts SDWE_B in conjunction with SRMCS_B. When reads are performed, the controller asserts SRMOE_B in conjunction with SRMCS_B. If the CPU attempts to access Boot ROM addresses outside the defined size of the FLASH/ROM, the controller returns 0 with the data error bit set on SysCMD[0]. In addition, the NMI Status Register "S_NSR" is updated and NMI is asserted on the signal, if the interrupt is enabled in the NMI Mask Register "S_NER".

Relationships between Memory map address (on SysAD BUS) to external 21-bit address bus are the following table.

Memory Address	Output value SMA [20:0]							
[31:0]	8 bits	16 bits	32 bits					
Boo	ot ROM area (use SRMCS	S_B pin for chip select) – 8	MB -					
1FFF_FFFFH		1F_FFFFH	1F_FFFFH					
1FF0_0000H	Non-available	18_0000H	1C_0000H					
1FEF_FFFFH	NON-available	17_FFFFH	1B_FFFFH					
1FE0_0000H		10_0000H	18_0000H					
1FDF_FFFFH	1F_FFFFH	0F_FFFH	17_FFFFH					
1FD0_0000H	10_0000H	08_0000H	14_0000H					
1FCF_FFFH	0F_FFFH	07_FFFFH	13_FFFFH					
1FC0_0000H	00_0000H	00_0000H	10_0000H					
1FBF_FFFFH			0F_FFFFH					
1FB0_0000H	Non-available		0C_0000H					
1FAF_FFFFH	NON-available		0B_FFFFH					
1FA0_0000H		Non-available	08_0000H					
1F9F_FFFH		INOII-avallable	07_FFFFH					
1F90_0000H	Non-available		04_0000H					
1F8F_FFFFH	NUII-avallable		03_FFFFH					
1F80_0000H			00_000H					
ROMSEL[1:0]	2'b10	2'b01	2'b00					

Table 3-10. Relationship between Memory Map and Address Bus

3.4.6.2 FLASH memory write-protection

The FLASH Memory can be protected in software. Software protection is implemented by programming the WM field in ROM Mode Register "RMMDR".

3.4.6.3 FLASH memory operations

Flash memory I/F has 3 modes for each Flash data BUS size, that is 8,16 and 32 bits. And on the case of each BUS size, the way of causing write cycle will be changed. Please refer below Table.

Table 3-11.	Available	Write	Access	Туре
-------------	-----------	-------	--------	------

	Flash Data BUS size								
	8 bits	16 bits	32 bits						
Available Access type for causing write command	Byte Write ("sb" in asm-language)	Half Word Write ("sh" in asm-language)	Word Write ("sw" in asm-language)						

The FLASH Memory can be programmed using following write cycle sequence by the VR4120A. The following commands are example of operations for the AMD AM29LV800BT FLASH Memory (in Byte Mode) at 32-bit Flash data BUS mode in System Controller.

Phase-out/Discontinued



Table 3-12. Command Sequence

	1st Write 2nd Write		3rd Write		4th Write		5th Write		6th Write		
А	1FC0_2AA8H	А	1FC0_1554H	А	1FC0_2AA8H	А	PA	А		Α	
D	AAAA_AAAAH	D	5555_5555H	D	A0A0_A0A0H	D	PD	D		D	

(a) Program Command Sequence (4 Write Cycles)

(b) Chip Erase Command Sequence (6 Write Cycles)

	1st Write 2nd Write		3rd Write		4th Write		5th Write		6th Write		
А	1FC0_2AA8H	А	1FC0_1554H	А	1FC0_2AA8H	А	1FC0_2AA8H	А	1FC0_1554H	А	1FC0_2AA8H
D	AAAA_AAAAH	D	5555_5555H	D	8080_8080H	D	AAAA_AAAAH	D	5555_5555H	D	1010_1010H

(c) Sector Erase Command Sequence (6 Write Cycles)

	1st Write 2nd Write		3rd Write		4th Write		5th Write		6th Write		
А	1FC0_2AA8H	А	1FC0_1554H	А	1FC0_2AA8H	А	1FC0_2AA8H	А	1FC0_1554H	А	EA
D	AAAA_AAAAH	D	5555_5555H	D	8080_8080H	D	AAAA_AAAAH	D	5555_5555H	D	3030_3030H

Remark A = Memory Write Address

D = Memory Write Data

PA = Address of FLASH Location to be programmed.

PD = Data to be programmed at Location PA.

EA = Block Address of FLASH Location to be erased.

Please note the following comments:

1) Read cycle can't interrupt these write commands.

So, it is impossible for the μ PD98501 system to program Flash memory with fetching from Flash memory.

2) These write commands for Flash memory will be change on following system factors.

- a) Flash manufacturer company: Write sequences are differ among each company.
- b) Endian mode (There are 3 system endian modes; Little-endian, Big-endian with data swap mode and Big-endian with address swap mode)
- c) Flash data BUS size of Flash memory (ordinary Flash memory has both 8 and 16-bit D-BUS mode)
- d) Flash data BUS size of System Controller (8, 16, 32 bits)

Please consider these system factors in case of Flash memory programming, and please make the same outputs of SMD and SMA signal for write sequences.




3.4.6.4 Boot ROM signal connections

ROMSEL[1:0]

2'b00





Example (1 MB PROM)



2'b00

ROMSEL[1:0]



3.4.7 SDRAM

3.4.7.1 SDRAM address range

System Memory can be populated with SDRAM chips, and it must have an access time of 10 ns or less. The System Controller supports 16-Mbit or 64-Mbit and 128-Mbit SDRAM at locations 0000_0000H through 01FF_FFFH in the physical memory space on the VR4120A. The SDRAM supports CPU cache operations.

SDMDR.SDS	SDRAM Size	Address Range
00	4 MB	0000_0000H through 003F_FFFH
01	8 MB	0000_0000H through 007F_FFFH
10	16 MB	0000_0000H through 00FF_FFH
11	32 MB	0000_0000H through 01FF_FFFH

Table 3-13. SDRAM Size Configuration at Reset

3.4.7.2 SDRAM device configurations

The controller supports the following 16-Mbit 64-Mbit and 128-Mbit SDRAM parts and configurations in System Memory. Following Table shows some of the SDRAM configurations supported for system memory.

Memory Size	SMA Address Bits Required	Organization (bank x word x bit)	Quantity
4 MB	12:0	2 x 0.5M x 16	2
8 MB	12:0	4 x 0.5M x 32	1
16 MB	13:0	4 x 1.0M x 16	2
32 MB	13:0	4 x 2.0M x 16	2

Table 3-14. SDRAM Configurations Supported



3.4.7.3 SDRAM burst-type and banks

The terms interleaved and bank have multiple meanings in the context of memory design using SDRAM chips. The meanings are:

Banks (applied to memory modules and SDRAM chips in different ways): The banks referenced with respect to
memory modules differ from the banks inside an SDRAM chip. For module, This controller does not support
what identifies their bank. Following Table shows bank select signals.

MuxAd Bank Signal	Memory Bank select inputs
SMA [11]	A[11]
SMA [12:11]	BA[1:0]
SMA [13:12]	A[13:12]
SMA [13:12]	A[13:12]

Table 3-15. SDRAM Bank Select Signals Mapping

 Burst Type (applies to SDRAM chips): The burst type of a single SDRAM chip is programmed in the chip's Mode Register to be either interleaved or sequential. This concept relates only to the word order in which data is read into and written out of the SDRAM chip. The concept does not relate to the number of words transferred in a given clock cycle. The burst type for all SDRAM chips attached to the µPD98501 is configured during the Memory Initialization procedure. The memory controller in the System Controller does NOT support the interleaved burst mode and support only sequential burst mode.

3.4.7.4 SDRAM word ordering

Following Table shows the word-address order for a 4-word instruction-cache line fill from SDRAM. This order is determined by the SDRAM chips' burst type, which is programmed during the Memory Initialization procedure. The memory controller programs the burst type and word order the same for all SDRAM chips connected to it (in the System Memory ranges). The term "sequential" in this table refers to the SDRAM burst type. Burst length depends only on the access type performed by the CPU.

Column Address A1.A0	SDRAM-Chip Burst Type				
	Sequential	Interleaved			
00	0-1-2-3	not supported			
01	1-2-3-0	not supported			
10	2-3-0-1	not supported			
11	3-0-1-2	not supported			

Table 3-16. SDRAM Word Order for Instruction-Cache Line-Fill

Remark The memory controller does not support the interleaved burst type for SDRAMs. It assumes that all SDRAMs are initialized to the sequential burst type, using a burst length of 4 words.

3.4.7.5 SDRAM signal connections

Following Figure shows how the NEC 16-Mbit SDRAMs are connected for System Memory. SMA[11] is the bank select signal. In command cycle, SMA[11] low selects Bank A and SMA[11] High selects Bank B. Both banks share the same SDCSB, SDRASB, SDCASB, and SDWEB signals.

The two banks of System Memory behave as two halves of the address range, with the highest unmasked address bit controlling bank selection.



<u>4 MB</u>		SMD[31:0]	SMD[15:0]	DQ[15:0]		SMD[31:16]	DQ[15:0]	
		SMA[13:0]	SMA[11:0]	A[11:0]		SMA[11:0]	A[11:0]	
		SDWE_B		WE_B			WE_B	
		SDCAS_B		CAS B			CAS_B	
	μPD98501	SDRAS_B		RAS_B	$1M \times 16$ -bit		RAS_B	1M × 16-bit
	(System Controller)	SDCS_B	- oo	CS_B	SDRAM	C	CS_B	SDRAM
	,	SDCLK[1:0]	SDCLK[0]	CLK		SDCLK[1]	CLK	
		SDCKE[1:0]	SDCKE[0]	CKE		SDCKE[1]	CKE	
		SDQM[2][0]	SDQM[0]	LDQM		SDQM[2]	LDQM	
		SDQM[3][1]	SDQM[1]	UDQM		SDQM[3]	UDQM	
		011010101	SMD[15:0]			1		
<u>8 MB</u>		SMD[31:0]	SMA[10:0]	DQ[15:0]				
		SMA[13:0]	SMA[12:11]	A[10:0]				
				BA[1:0]				
	μPD98501	SDWE_B SDCAS_B		WE_B CAS_B	2M imes 32-bit			
	(System Controller)	SDCAS_B		RAS_B	SDRAM			
	Controller)	SDCS_B		CS_B				
		SDCLK[1:0]	SDCLK[0]	CLK				
		SDCKE[1:0]	SDCKE[0]	CKE				
		SDQM[3:0]	SDQM[0]	DQM[3:0]				
			SMD[15:0]]]SMD[31:16]		
<u>16 MB</u>		SMD[31:0]	SMA[13:0]	DQ[15:0]		SMA[13:0]	DQ[15:0]	
		SMA[13:0]	1	A[13:0]			A[13:0]	
			_					
		SDWE_B	oc	WE_B		0	WE_B	
	μPD98501	SDCAS_B	oc oc	CAS_B		C	CAS_B	
	(System	SDCAS_B SDRAS_B		CAS_B RAS_B	4M × 16-bit SDRAM	o o	CAS_B RAS_B	4M × 16-bit SDRAM
	•	SDCAS_B SDRAS_B SDCS_B	0C 0C 0C SDCLK[0]	CAS_B RAS_B CS_B	4M × 16-bit SDRAM	C C C SDCLK[1]	CAS_B RAS_B CS_B	4M × 16-bit SDRAM
	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0]	0	CAS_B RAS_B CS_B CLK		C C C SDCLK[1] SDCKE[1]	CAS_B RAS_B CS_B CLK	
	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0]	SDCLK[0]	CAS_B RAS_B CS_B CLK CKE			CAS_B RAS_B CS_B CLK CKE	
	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0]	SDCLK[0] SDCKE[0]	CAS_B RAS_B CS_B CLK CKE LDQM		SDCKE[1]	CAS_B RAS_B CS_B CLK CKE LDQM	
	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0]	SDCLK[0] SDCKE[0] SDQM[0] SDQM[1]	CAS_B RAS_B CS_B CLK CKE		SDCKE[1] SDQM[2] SDQM[3]	CAS_B RAS_B CS_B CLK CKE	
<u>32 MB</u>	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0]	SDCLK[0] SDCKE[0] SDQM[0] SDQM[1] SMD[15:0]	CAS_B RAS_B CS_B CLK CKE LDQM		SDCKE[1] SDQM[2] SDQM[3] SMD[31:16]	CAS_B RAS_B CS_B CLK CKE LDQM	
<u>32 MB</u>	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1]	SDCLK[0] SDCKE[0] SDQM[0] SDQM[1]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM		SDCKE[1] SDQM[2] SDQM[3]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM	
<u>32 MB</u>	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1]	SDCLK[0] SDCKE[0] SDQM[0] SDQM[1] SMD[15:0]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0]		SDCKE[1] SDQM[2] SDQM[3] SMD[31:16]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0]	
<u>32 MB</u>	(System Controller)	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1] SMD[31:0] SMA[13:0] SDWE_B SDCAS_B	SDCLK[0] SDQM[0] SDQM[1] SMD[15:0] SMA[13:0]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0]		SDCKE[1] SDQM[2] SDQM[3] SMD[31:16]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B	
<u>32 MB</u>	(System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1] SMA[13:0] SMA[13:0] SDWE_B SDCAS_B SDRAS_B	SDCLK[0] SDQM[0] SDQM[1] SMD[15:0] SMA[13:0]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B	SDRAM 8M × 16-bit	SDCKE[1] SDQM[2] SDQM[3] SMD[31:16]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B	SDRAM 8M × 16-bit
<u>32 MB</u>	(System Controller) μPD98501	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1] SMD[31:0] SMA[13:0] SDWE_B SDCAS_B SDCAS_B SDRAS_B	SDCLK[0] SDQM[0] SDQM[1] SMD[15:0] SMA[13:0] CC CC CC CC	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B	SDRAM	SDCKE[1] SDQM[2] SDQM[3] SMD[31:16] SMA[13:0] C C C C C C	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B	SDRAM
<u>32 MB</u>	(System Controller) μPD98501 (System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1] SMD[31:0] SMA[13:0] SMA[13:0] SDWE_B SDCAS_B SDCAS_B SDCS_B SDCLK[1:0]	SDCLK[0] SDQM[0] SDQM[1] SMD[15:0] SMA[13:0] C C SDCLK[0]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B CLK	SDRAM 8M × 16-bit	SDCKE[1] SDQM[2] SDQM[3] SMD[31:16] SMA[13:0] C C C SDCLK[1]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B CLK	SDRAM 8M × 16-bit
<u>32 MB</u>	(System Controller) μPD98501 (System	SDCAS_B SDRAS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1] SMD[31:0] SMA[13:0] SDWE_B SDCAS_B SDCAS_B SDCAS_B SDCLK[1:0] SDCKE[1:0]	SDCLK[0] SDQM[0] SDQM[1] SMD[15:0] SMA[13:0] SMA[13:0] C C SDCLK[0] SDCLK[0]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B CAS_B CAS_B CS_B CLK CKE	SDRAM 8M × 16-bit	SDCKE[1] SDQM[2] SDQM[3] SMD[31:16] SMA[13:0] C C SDCLK[1] SDCKE[1]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B CLK CKE	SDRAM 8M × 16-bit
<u>32 MB</u>	(System Controller) μPD98501 (System	SDCAS_B SDRAS_B SDCS_B SDCLK[1:0] SDCKE[1:0] SDQM[2][0] SDQM[3][1] SMD[31:0] SMA[13:0] SMA[13:0] SDWE_B SDCAS_B SDCAS_B SDCS_B SDCLK[1:0]	SDCLK[0] SDQM[0] SDQM[1] SMD[15:0] SMA[13:0] C C SDCLK[0]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B CLK	SDRAM 8M × 16-bit	SDCKE[1] SDQM[2] SDQM[3] SMD[31:16] SMA[13:0] C C C SDCLK[1]	CAS_B RAS_B CS_B CLK CKE LDQM UDQM DQ[15:0] A[13:0] WE_B CAS_B RAS_B CS_B CLK	SDRAM 8M × 16-bit

Figure 3-5. SDRAM Configuration



3.4.8 SDRAM refresh

The System Controller supports CAS-Before-RAS (CBR) DRAM refresh to all SDRAM address ranges. The refresh clock is derived from the system clock; its rate is determined by programming the RCR filed in the SDRAM Refresh Mode Register "SDRMR".

The refresh logic requests access to SDRAM from the internal bus-arbitration logic each time the counter reaches 0. The refresh logic can accumulate up to a maximum of 15 refresh requests while it is waiting for the bus. Once the refresh logic owns the bus, all accumulated refreshes are performed to system memory, and no other accesses (CPU or IBUS) are allowed. Refreshes are staggered by one clock; that is, there will be at least one bus clock between transitions on any pair of SDRAS_B signals. Refresh clears the system-memory prefetch FIFO automatically.

3.4.9 Memory-to-CPU prefetch FIFO

The memory controller automatically prefetches 4 words from system memory into a 4-word prefetch FIFO. That is, after each burst 4-words read, the memory controller prefetches 4 additional words into its internal prefetch FIFO. If the processor subsequently attempts a read from an address immediately following (sequential to) the address of the last read cycle, the first 4 words will supplied from the prefetch FIFO.

The memory controller compares the current SysAD address with the previous address to determine the sequential nature of the access. Prefetched words are retained in the prefetch FIFO if accesses to resources other than System Memory are performed between System Memory accesses.

3.4.10 CPU-to-memory write FIFO

The memory controller has a 4-word CPU-to-Memory Write FIFO. This FIFO accepts writes at the maximum CPU speed. A single address is held for the buffered write, allowing the buffering of a single write transaction. That transaction may be a word, double-word, 4-word data-cache write-back. When a word is placed in the FIFO by the CPU, the memory controller attempts to write the FIFO's contents to memory as quickly as possible. If the next CPU read or write is addressed to memory, the controller negates ready signal, thus causing the next CPU transaction (read or write) to stall until the controller empties its FIFO. If the next CPU transaction (read or write) is addressed to a IBUS target, the memory controller asserts ready signal, thus the CPU transaction to complete.



3.4.11 SDRAM memory initialization

The memory controller automatically initializes the SDRAM after the global reset. The following sections describe the configuration sequence used in this initialization.

3.4.11.1 Power-on initialization sequence by memory controller

The following sequence to configure memory is done automatically after reset:

- 1. Waits for 100 μ s after power-on.
- 2. Performs all bank Precharge.
- 3. Performs eight sequential auto Refresh (CBR).

3.4.11.2 Memory initialization sequence using software

The SDRAM must be initialized by the Software using following sequence after power-on initialization.

- 1. Program the SDRAM Type Selection Register "SDTSR"
- 2. Program the SDRAM Mode Register "SDMDR".
- 3. Wait for 20 μ s.
- 4. Program the DRAM Refresh Counter Register.

At this point, memory is ready to use. All other configuration registers in the controller should then be programmed before commencing normal operation.

Remark The Software should NOT change the SDTSR and SDMDR after SDRAM initialization sequence

3.5 IBUS Interface Register

3.5.1 ITCNTR (IBUS timeout timer control register)

The IBUS Timeout timer Control Register "ITCNTR" is read-write and word aligned 32-bit register. ITCNTR is used to enable use of the IBUS Timeout Timer. ITCNTR is initialized to 0H at reset and contains the following field:

Bits	Field	R/W	Default	Description				
31:1	Reserved	R/W	0	Hardwired to 0.				
0	ITWEN	R/W	0	IBUS Timeout Timer enable				
				1 = Enable				
				0 = Disable				

3.5.2 ITSETR (IBUS timeout timer set register)

The IBUS Timeout timer Set Register "ITSETR" is read-write and word aligned 32-bit register. ITSET is used to detect the stall of the IBUS using the bus timer. The IBUS Timeout Timer counts the rising edge of the CPU clock while the IBUS Frame Signal (ibframe) is asserting. If the bus timer reaches the following ITTIME value, IBUS timer assert the NMI to CPU when of S_NER Register is set. The IBUS Timeout value can be set in 1-clock increments in a range from 1 to 2^{32} -1 CPU clock. However, the CPU operation is undefined when 0 has been set to ITTIME field. ITSETR is initialized to 8000_0000H at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:0	ITTIME	R/W	8000_ 0000	IBUS Timeout value setting Timeout = ITTIME value system clock period (100 MHz: 10 ns, 66 MHz: 15 ns)
				example: ITTIME = 05F5E100H (100 MHz) or 03F940AAH (66 MHz) -> Timeout = 1 s ITTIME = 0BEBC200H (100 MHz) or 07F28154H (66 MHz) -> Timeout = 2 s ITTIME = 11E1A300H (100 MHz) or 0BEBC200H (66 MHz) -> Timeout = 3 s

3.6 DSU (Deadman's SW Unit)

3.6.1 Overview

The DSU detects when the CPU is in runaway (endless loop) state and resets the CPU to minimize runaway time. The use of the DSU to minimize runaway time effectively minimizes data loss that can occur due to software-related runaway states.

3.6.2 Registers

3.6.2.1 DSUCNTR (DSU control register)

This register is used to enable use of the Deadman's Switch functions. DSUCNTR is 32-bit word-aligned register. Default is 00000000H.

Bits	Field	R/W	Default	Description				
31:1	Reserved	R/W	0	Hardwired to 0.				
0	DSWEN	R/W	0	Deadman's Switch function enable				
				1 = enable				
				0 = disable				

3.6.2.2 DSUSETR (DSU dead time set register)

This register sets the cycle for Deadman's Switch functions. The Deadman's Switch cycle can be set in 1-clock increments in a range from 1 to 2^{22} -1 clock. The DSUCLRR's DSWCLR bit must be set by means of software within the specified cycle time. DSUSETR is 32-bit word-aligned register. Default is 80000000H.

Bits	Field	R/W	Default	Description
31:0	DEDTIM	R/W	8000_	Deadman's Switch cycle setting
			0000H	DSU cycle = DEDTIME value system clock period
				(100 MHz: 10 ns, 66 MHz: 15 ns)
				example:
				DEDTIM = 05F5E100H (100 MHz) or 03F940AAH (66 MHz)
				-> DSU cycle = 1 s
				DEDTIM = 0BEBC200H (100 MHz) or 07F28154H (66 MHz)
				-> DSU cycle = 2 s
				DEDTIM = 11E1A300H (100 MHz) or 0BEBC200H (66 MHz)
				-> DSU cycle = 3 s



3.6.2.3 DSUCLRR (DSU clear register)

This register clears the Deadman's Switch counter by setting the DSWCLR bit in this register to 1. The CPU automatically shuts down if 1 is not written to this register within the period specified in DSUSETR. DSUCLR is 32-bit word-aligned register. Default is 00000000H.

Bits	Field	R/W	Default	Description				
31:1	Reserved	W	0	Hardwired to 0.				
0	DSWCLR	W	0	Deadman's Switch counter clear. Cleared to 0 when 1 is written.				
				1 = Clear				
				0 = Don't clear				

3.6.2.4 DSUTIMR (DSU elapsed time register)

This register indicates the elapsed time for the current Deadman's Switch timer. DSUTIMR is 32-bit word-aligned and read-only register. Default is 0000000H.

Bits	Field	R/W	Default	Description
31:0	CRTTIM	R	0	Current Deadman's Switch timer value (Elapsed time)
				example:
				CRTTIM = 05F5E100H (100 MHz) or 03F940AAH (66 MHz) ->1 s
				CRTTIM = 0BEBC200H (100 MHz) or 07F28154H (66 MHz) -> 2 s
				CRTTIM = 11E1A300H (100 MHz) or 0BEBC200H (66 MHz) -> 3 s

3.6.3 DSU register setting flow

The DSU register setting flow is described below.

- Set the DSU's count-up value (From 1 to 2³¹-1). The CPU will be reset if it does not clear (1 is not written to DSUCLRR) the timer within this time period.
- 2. Enable the DSU
- 3. Clear the timer within the time period specified in step 1 above. For normal use, repeat step 3. To obtain the current elapsed time:
- 4. Disable the DSU for shutdown.



3.7 Endian Mode Software Issues

3.7.1 Overview

The native endian mode for MIPS processors, like Motorola and IBM 370 processors, is big endian. However, the native mode for Intel (which developed the PCI standard) and VAX processors is little endian. For PCI-compatibility reasons, most PCI peripheral chips operate natively in little-endian mode. While the µPD98501 is natively little-endian, it supports either big-endian or little-endian mode on the SysAD bus. The state of the ENDIAN signal at reset determines this endian mode. However, there are important considerations when using the controller in a mixed-endian design. The most important aspect of the endian issue is which byte lanes of the SysAD bus are activated for a particular address. If the big-endian mode is implemented for the CPU interface, the controller swaps bytes within words and halfwords that are coming in and going out on the SysAD bus. All of the System Controller's other interfaces operate in little-endian mode.

The sections below view the endian issue from a programmer's perspective. They describe how to implement mixed-endian designs and how to make code endian-independent.

Data in memory is always ordered in little-endian mode, even with a big-endian CPU.

Data in all internal registers and FIFOs is considered little-endian regardless of CPU endianness.

Data addresses or Data byte order in the word are not swapped inside the device for accesses from a little-endian CPU to all local registers and memory when "BIG" signal is Low.

Data addresses are swapped inside the device for accesses from a big-endian CPU to all local registers and memory when "BIG" and "ENDCEN" signal are High.

Data byte order in the word are swapped inside the device for accesses from a big-endian CPU to all location registers and memory when "BIG" signal is High and "ENDCEN" signal is Low.

3.7.2 Endian modes

The endian mode of a device refers to its word-addressing method and byte order:

Big-endian devices address data items at the big end (most significant bit number). The most-significant byte (MSB) in an addressed data item is at the lowest address.

Little-endian devices address data items at the little end (least significant bit number). The most significant byte (MSB) in an addressed data item is at the highest address.

The following figures shows the bit and byte order of the two endian modes, as it applies to bytes within word-sized data items. The bit order within bytes is the same for both modes. The big (most-significant) bit is on the left side, and the little (least significant) bit is on the right side. Only the bit order of sub-items is reversed within a larger addressable data item (halfword, word, doubleword) when crossing between the two-endian modes. The sub-items' order of significance within the larger data item remains the same. For example, the least significant half word (LSHW) in a word is always to the right and the most-significant halfword (MSHW) is to the left.






Figure 3-6. Bit and Byte Order of Endian Modes

If the access type matches the data item type, no swapping of data sub-items is necessary. Thus, when making halfword accesses into a data array consisting of halfword data, no byte swapping takes place. In this case, data item bit order is retained between the two-endian modes. The code that sequentially accesses the halfword data array would be identical, regardless of the endianness of its CPU. The code would be endian-independent.

Figure 3-7. Halfword Data-Array Example

		Big-Endian						Little-Endian				
	нwз	м	N	ο	Р	LSHW	нwз	м	N	ο	Р	мѕнѡ
Halfword	HW2	I	J	к	L	MSHW	HW2	I	J	к	L	LSHW
Data Array	HW1	Е	F	G	н	LSHW	HW1	Е	F	G	н	мѕнѡ
	нто	Α	в	с	D	мѕнѡ	нто	Α	в	с	D	LSHW
												-

Data extraction using sequential halfword access

Α	в	С	D		Α	в	С	D
Е	F	G	н	Order Retained	Е	F	G	н
I	J	к	L		I	J	к	L
м	Ν	ο	Р		м	Ν	ο	Р

Data extraction using sequential halfword access

Α	в	С	D	Е	F	G	н	Order Lost	Е	F	G	н	А	в	С	D
I	J	к	L	м	Ν	ο	Р		м	N	ο	Р	I	J	к	L

Phase-out/Discontinued

However, when making halfword accesses into a data array consisting of word data, access to the more-significant halfword requires the address corresponding to the less significant half word (and vice versa). Such code is not endian-independent. A supergroup access (for example, accessing two half words simultaneously as a word from a halfword data array) causes the same problem. Such problems also arise when a halfword access is made into a 32-bit register, whereas a word access into a 32-bit register creates no problem.

Figure 3-8. Word Data-Array Example

	MSH	N	В	ig-E	ndia	n	LSHW		Word Data Array	MSH	w	Little-Endian				LSHW	
W1	Т	J	к	L	м	N	ο	Р	W1	Т	J	к	L	м	Ν	ο	Р
wo	A	в	с	D	Е	F	G	н	wo	A	в	с	D	Е	F	G	н

Data extraction using sequential halfword access

Α	в	С	D		Е	F	G	н
Е	F	G	н	Order Retained	Α	в	с	D
I	J	к	L		м	N	ο	Ρ
м	N	ο	Р		I	J	к	L

Data extraction using sequential halfword access

Α	в	С	D	Е	F	G	н	Order Lost	Α	в	с	D	Е	F	G	н
I	J	к	L	м	N	0	Р		I	J	к	L	м	N	ο	Р

CHAPTER 4 ATM CELL PROCESSOR

4.1 Overview

*

This section describes functional specifications of ATM cell processor unit.

4.1.1 Function features

Features of ATM Cell Processor with out Firmware (F/W) is as follows:

- Data Transmission Capacity
- Aggregated transmission capacity is 50 Mbps, 25 Mbps for downstream and 25 Mbps for upstream.
- Supports ATM Adaptation Layers (AAL) AAL-0 (raw cells), AAL-2 and AAL-5 are supported.
- Supports Service Classes CBR, VBR and UBR.
- Number of VC's
- Maximum of 64 VC's will be supported.
- Scheduling

Cell rate shaping will be performed in one-cell-time granularity on per VC basis

- Supports OAM function
- Supports switching function

ATM Cell Processor has a 32-bit micro-controller. All the above functions are realized by the Firmware assisted by H/W circuits.

Phase-out/Discontinued



4.1.2 Block diagram of ATM cell processor




Figure 4-1. Block Diagram of ATM Cell Processor

This block is an ATM cell processor. It consists of a 32-bit MCU, Peripherals (Interrupt Controller, Cell Timer, Scheduling Table and Rx Lookup Table), DMA controllers, a Work-RAM, and SAR-Registers.

4.1.2.1 RISC core

This block is RISC micro-controller. Its features are as follows:

- High performance 32-bit RISC micro-controller, 76 MIPS @ 66 MHz
- 32 x 32-bit General Purpose Registers
- 32-bit ALU, 32-bit Shifter, 16 x 16 Multiply-Adder
- 1-KB Data RAM, 8-KB Instruction RAM, 8-KB Instruction Cache

4.1.2.2 Peripherals

- Interrupt Controller (INTC) and Interrupt Edge Detector (INTEDGE)
- Peripherals for ATM functions Scheduling Table, Rx Lookup Table, and Cell Timer



4.1.2.3 UTOPIA bus controller

This block has some H/W resources – DMA controller, FIFOs, CRC calculators/checkers. Its features are as follows:

• Scatter/Gather-DMA controller that can operate the distributed data according to descriptor tables, without F/W help. The DMA controller is used for each transmission and reception.

Normal DMA mode is also supported.

Furthermore, this DMA controller updates the information related to the DMA operations in the VC table in Work RAM.

- Internal BUS interface (IBUS)
- ATM Zero-padding

Zero-padding is required in AAL-5 function. This block has the circuits for the padding. If the source address and the number of bytes to be padded are given, this block inserts zero padding as indicated.

• Transmission and reception SAR FIFO

UTOPIA I/F Control block has a four-cell-depth FIFO for each transmission and reception. The last cell in Tx FIFO and the first cell in Rx FIFO are mapped to the VR4120A RISC Processor/RISC Core memory space. UTOPIA 2 I/F is an 8-bit bus I/F to PHY devices, which is defined in a ATM Forum document, "ATM-PHY-0039". UTOPIA MGR I/F will be supported as well.

Its features are as follows:

- It supports up to 15 PHY devices at a time. PHY addresses either from 0 through 14 or from 16 through 30 can be selected by setting command register.
- The first word of cell header and the last two words of payload can be read in Big-Endian byte in order to insert/extract some special bit-fields.
- To avoid Head-of-line Blocking, later cells can pass earlier cells if their destination PHY devices are not ready.
- In Rx side, it filters out idle cells and unassigned cells when it detects their pre-determined header patterns.
- It provides 33 MHz frequency clocks as Tx and Rx clocks.
- CRC-32/CRC-10 calculator & checker

UTOPIA Bus Controller block has the CRC-32 calculator for each transmission and reception. CRC-32 value is calculated for every packet. For transmission, CRC-32 value is inserted into the CRC-32 field in trailer. For reception, CRC-32 value is compared with the value in the CRC-32 field in trailer, in order to check whether any errors occurred or not.

UTOPIA Bus Controller block also has CRC-10 calculator for each transmission and reception. The user can select whether CRC-10 is included in the payload or not. CRC-10 value is calculated for every cell. For transmission, CRC-10 value is inserted into the last 10-bit area of the payload if selected. For reception, CRC-10 value is compared with the value in the last 10-bit of the payload if selected.

Phase-out/Discontinued



Work-RAM is 12 K-byte memory. Tables and Pool Descriptors are located in this RAM. It is shared between MCU and UTOPIA Bus Controller block. It also can be accessed by the VR4120A RISC Processor, using Indirect-Access.

4.1.3 ATM cell processing operation overview

In this section, only overview is described. Please refer to section 4.7 for more detailed information.

ATM Cell Processor supports AAL-5 SAR sublayer and ATM layer functions. This block provides LLC encapsulation.






Figure 4-2. AAL-5 Sublayer and ATM Layer

4.1.3.1 AAL-5 SAR sublayer function

When ATM Cell Processor transmits a cell in AAL-5 mode, it adds a trailer to the variable-length data, as well as padding, so that its overall length becomes a multiple of 48 bytes, thereby generating an AAL-5 PDU. When ATM Cell Processor receives cells, it stores them in the SDRAM in order to assemble a CPCS PDU. ATM Cell Processor verifies the trailer of the assembled CPCS PDU. If the errors have occurred, the ATM Cell Processor informs the result to the V_R4120A RISC Processor with Rx indication.





- (a) Padding field: Field of 0 to 47 bytes that is inserted between the user data and the trailer to adjust the length of the resulting packet to a multiple of 48 bytes. ATM Cell Processor writes zeros to all its bits.
- (b) CPCS-UU field: Used to transfer user information. The value set in the packet descriptor by the host is written in this field.
- (c) CPI field: The use of this field has yet to be finalized. According to the current specifications, all its bits must be set to zeros. ATM Cell Processor, however, writes the value set in the packet descriptor into this field, as it does to the CPCS-UU field.
- (d) Packet length (Length) field: Indicates the user data length in bytes, in binary notation.
- (e) CRC-32 field: The CRC-32 value calculated for the range from the user data to the end of the Length field is set in this field. Generation polynomial is following

 $G(x) = 1 + x + x^{2} + x^{4} + x^{5} + x^{7} + x^{8} + x^{10} + x^{11} + x^{12} + x^{16} + x^{22} + x^{23} + x^{26} + x^{32}$

4.1.3.2 ATM layer function

(1) Traffic classes


ATM Cell Processor supports 3 traffic classes; CBR (Constant Bit Rate), VBR (Variable Bit Rate) and UBR (Undefined Bit Rate).

(2) Generation a cell

ATM Cell Processor generates a cell by adding 5 bytes header to the segment as the figure shown below.

Phase-out/Discontinued

Figure 4-4. ATM Cell



The function of each field in the header is as follows:

- (a) GFC (General Flow Control) field: Used for flow control. At transmission, the value set in the packet descriptor is written into this field. At reception, this field is ignored.
- (b) VPI/VCI fields: VPI (Virtual Path Identifier), VCI (Virtual Channel Identifier) are routing fields which indicate the routing path. ATM Cell Processor supports a total of 64 VPI/VCI combinations for transmission and reception. For transmission, the 24-bit value set in the Tx VC table is written into these fields. For reception, only the VPIs/VCIs registered in the reception lookup table are allowed for reception.
- (c) PTI (Payload Type Indication) field: 3-bit field indicating whether the cell payload is user data or management data. It also contains congestion information.

PTI	Usage
000	user data cell, no congestion, SDU type = 0
001	user data cell, no congestion, SDU type = 1
010	user data cell, congestion occurred, SDU type = 0
011	user data cell, congestion occurred, SDU type = 1
100	OAM F5 flow cell
101	OAM F5 flow cell
110	reserved for future use
111	reserved for future use

Here,

SDU type = 0:	all segment except last cell of AAL-PDU
SDU type = 1:	last cell of AAL-PDU. In this segment, trailer is included.
	However, setting SDU type = 1 by user is prohibited.
OAM F5 flow cell:	The cells for Operation, Administration and Maintenance.

- (d) CLP (Cell Loss Priority) field: Indicates whether this cell is to be discarded preferentially if the network is congested. A CLP value of 1 indicates that the cell is to be discarded preferentially. ATM Cell Processor sets the appropriate value in this field according to the CLPM field of the packet descriptor.
- (e) HEC (Header Error Control) field: Used for cell delineation, header error detection and correction. This field is processed in TC sublayer.

(3) Cell scheduling

ATM Cell Processor uses Scheduling Table, Cell Timer and Tx VC table for the cell scheduling. Before the VR4120A starts transmitting a packet, it sets the rate information in Tx VC table. ATM Cell Processor calculates cell transmission interval from the rate information, and put the next transmission time in Scheduling Table. When the Cell Timer and the next transmission time of certain VC becomes equal, a cell belongs to the VC is transmitted.

If the VC is CBR or UBR, only PCR (Peak Cell Rate) is used for scheduling, or if VC is VBR, PCR, SCR (Sustained Cell Rate) and MBS (Maximum Burst Size) are used.

(4) AAL-2 support/OAM support

ATM Cell Processor also supports AAL-2 and OAM F5 function. For the further information, please refer to the Application notes.

(5) Raw cell support

ATM Cell Processor also handles a cell as a raw cell, in order to support non AAL-5 traffic. For the VC which is set as the raw cell mode, ATM Cell Processor doesn't execute any AAL-5 dependent operation, such as calculating CRC-32 and adding trailers. In receiving mode, the ATM Cell Processor stores received cells with header and 11 bytes indication in SDRAM.

ATM Cell Processor has a CRC-10 insertion and verification function for non AAL-5 traffic. In the case that CRC-10 insertion is enabled, ATM Cell Processor calculates CRC-10 for each cell and inserts the result in the end of its payload at transmission side. ATM Cell Processor always verifies CRC-10 in receiving cells. If ATM Cell Processor detects an error, it sets error flag in indication and informs to the V_R4120A.

4.1.3.3 LLC encapsulation

When LLC encapsulation mode is set in the VC table, ATM Cell Processor adds the LLC header to the top of the IP packet. In this case, ATM Cell Processor always encapsulates CPCS-PDU as IP PDU. However, if ATM mode Tx_Ready command is used, ATM Cell Processor does not execute encapsulation.




Figure 4-5. LLC Encapsulation

Phase-out/Discontinued



4.2 Memory Space

Although the RISC Core in the ATM Cell Processor is a 32-bit MPU, its physical memory space is 24-bit width.




Figure 4-6. Memory Space from VR4120A and RISC Core


The configuration is shown as Figure 4-6. It contains instruction space, shared memory space, work RAM, internal memory space, and peripheral space.

The VR4120A and RISC Core in the ATM Cell Processor share an external memory space. Shared memory will be implemented by using SDRAM devices. The address in the VR4120A memory space will be determined by S/W and notified to RISC Core by setting A_IBBAR (IBUS data Base Address Register). Its capacity depends on the total capacity of physical memory, but not exceeds 4 MB.



4.2.1 Work RAM and register space

Work RAM and Register Space are shown in Figure 4-7. The capacity of Work RAM is 16 KB max. In order to access Work RAM, the user has to use "Indirect Access Command". In register space, A_GMR (general mode register), A_GSR (general status register), A_CMR (command register), A_CER (command extension register) and other registers will be mapped. In PHY space, PHY devices can be accessed through UTOPIA management I/F.





Internal memory space and peripheral space are exclusively used by RISC Core and cannot be seen by other blocks. Internal memory space will be used as stack and global variable space. In peripheral space, an interrupt controller and some other special blocks will be mapped. Scheduling table, VC lookup table and Cell Timer will be mapped in peripheral space as well.

4.2.2 Shared memory

ATM Cell Processor can access 4 MB or less of the memory space that is used as cell buffer and packet buffer. It is also used for instruction memory. This memory will be implemented off the chip. RISC Core in the ATM Cell Processor can access this memory through System Controller. From the RISC Core's point of view the base address to access the memory should be written to A_IBBAR (IBUS data Base Address Register). A_IBBAR will be set during initializing period.

4.3 Interruption

When any bit in A_GSR (General Status Register) is NOT set to a '1', that is, an interruption will be issued to the VR4120A. The status of interruption is obtained by reading in A_GSR. When the VR4120A reads A_GSR, the bits which are set and are NOT masked using A_IMR will be reset. The interruption can be masked by resetting bits of corresponding incidents in A_IMR (Interrupt Mask Register).

Interruptions from PHY devices are forwarded to the V_R4120A by PI bit of A_GSR automatically.



(1/0)

4.4 Registers for ATM Cell Processing

Registers in ATM Cell Processor block can be classified into 3 groups: SAR registers, DMA registers and FIFO Control registers. These registers can be accessed both the VR4120A and RISC Core in ATM Cell Processor.

4.4.1 Register map

Registers are used for SAR functions. The VR4120A writes to these registers to control SAR functions and reads from these registers to know the status. F/W on RISC Core reads these registers to know indication from the VR4120A and writes to these registers to indicate the status of ATM Cell Processor.

4.4.1.1 Direct addressing register

From the V_R4120A 's point of view, 1001_0000H is the Base Address to access the registers in ATM Cell Processor.

		1	-	(1/2)
Offset Address	Register Name	R/W	Access	Description
1001_F000H	A_GMR	R/W	W	General Mode Register
1001_F004H	A_GSR	RC	W	General Status Register
1001_F008H	A_IMR	R/W	W	Interrupt Mask Register
1001_F00CH	A_RQU	R	W	Receive Queue Underrun Register
1001_F010H	A_RQA	R	W	Receive Queue Alert Register
1001_F014H	N/A	-	-	Reserved for future use
1001_F018H	A_VER	R	W	Version Register
1001_F01CH	N/A	-	-	Reserved for future use
1001_F020H	A_CMR	R/W	W	Command Register
1001_F024H	N/A	-	-	Reserved for future use
1001_F028H	A_CER	R/W	W	Command Extension Register
1001_F02CH:	N/A	-	-	Reserved for future use
1001_F04CH				
1001_F050H	A_MSA0	R/W	W	Mailbox0 Start Address Register
1001_F054H	A_MSA1	R/W	W	Mailbox1 Start Address Register
1001_F058H	A_MSA2	R/W	W	Mailbox2 Start Address Register
1001_F05CH	A_MSA3	R/W	W	Mailbox3 Start Address Register
1001_F060H	A_MBA0	R/W	W	Mailbox0 Bottom Address Register
1001_F064H	A_MBA1	R/W	W	Mailbox1 Bottom Address Register
1001_F068H	A_MBA2	R/W	W	Mailbox2 Bottom Address Register
1001_F06CH	A_MBA3	R/W	W	Mailbox3 Bottom Address Register
1001_F070H	A_MTA0	R/W	W	Mailbox0 Tail Address Register
1001_F074H	A_MTA1	R/W	W	Mailbox1 Tail Address Register
1001_F078H	A_MTA2	R/W	W	Mailbox2 Tail Address Register
1001_F07CH	A_MTA3	R/W	W	Mailbox3 Tail Address Register
1001_F080H	A_MWA0	R/W	W	Mailbox0 Write Address Register
1001_F084H	A_MWA1	R/W	W	Mailbox1 Write Address Register
1001_F088H	A_MWA2	R/W	W	Mailbox2 Write Address Register
1001_F08CH	A_MWA3	R/W	W	Mailbox3 Write Address Register
1001_F090H	A_RCC	R	W	Valid Received Cell Counter
1001_F094H	A_TCC	R	W	Valid Transmitted Cell Counter
1001_F098H	A_RUEC	R	W	Receive Unprovisioned VPI/VCI Error Cell Counter
1001_F09CH	A_RIDC	R	W	Receive Internal Dropped Cell Counter
1001_F0A0H:	N/A	-	-	Reserved for future use
1001_F0BCH				
1001_F0C0H	A_T1R	R/W	W	T1 Time Register
1001_F0C4H	N/A	-	-	Reserved for future use



(2/2)

r			1	(2/2)
Offset Address	Register Name	R/W	Access	Description
1001_F0C8H	A_TSR	R/W	W	Time Stamp Register
1001_F0CCH:	N/A	-	-	Reserved for future use
1001_F1FCH				
1001_F200H:	N/A	-	-	Can not access from VR4120A RISC Core.
1001_F2FCH				This area is used for an internal function.
1001_F300H	A_IBBAR	R/W	W	IBUS Base Address Register
1001_F304H	A_INBAR	R/W	W	Instruction Base Address Register
1001_F308H:	N/A	-	-	Reserved for future use
1001_F31CH				
1001_F320H	A_UMCMD	R/W	W	UTOPIA Management Interface Command Register
1001_F324H:	N/A	-	-	Reserved for future use
1001_F3FCH				
1001_F400H:	N/A	-	-	Can not access from VR4120A RISC Core.
1001_F4FCH				This area is used for an internal function.
1001_F500H:	N/A	-	-	Reserved for future use
1001_FFFCH				

Remarks 1. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- 2. All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.
 - If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.
- **4.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 5. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 6. In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- 7. Write access to the read-only register cause no error, but the write data is lost.
- 8. The CPU can access all internal registers, but IBUS master device cannot access them.

4.4.1.2 Indirect addressing register

Address Note	Register Name	R/W	Access	Description
FFF410H	RXLCTR	R/W	W	Rx Lookup Table control Register
FFF600H	RxTBL000	W	н	Rx Lookup Table Entry00 Halfword0
FFF602H	RxTBL001	W	н	Rx Lookup Table Entry00 Halfword1
:	:	:	:	:
FFF6FCH	RxTBL3F0	W	н	Rx Lookup Table Entry3F Halfword0
FFF6FEH	RxTBL3F1	W	н	Rx Lookup Table Entry3F Halfword1
FFF700H	RxTBC00	R/W	W	Rx Lookup Table Control Entry00
:	:	:	:	
FFF77EH	RXTBC3F	R/W	W	Rx Lookup Table Control Entry3F

Note These addresses are used in Indirect Address Command.



4.4.2 A_GMR (General Mode Register)

A_GMR is used to select operation mode of this block, enables/disables ATM SAR operations. After reset, the VR4120A must write this register for initialization. Modification of A_GMR after starting Tx/Rx operations is prohibited. All bits of this register are writeable, but the bits 31-15, 13-2 are reserved for future use. Initial value is all zero.

Bits	Field	R/W	Default	Description
31:15	Reserved	R/W	0	Reserved for future use. Write '0's.
14	LP	R/W	0	0 = Loopback is not performed at the UTOPIA interface
				1 = Loopback is performed at the UTOPIA interface
13:2	Reserved	R/W	0	Reserved for future use. Write '0's.
1	TE	R/W	0	0 = Transmit disable
				1 = Transmit enable
0	RE	R/W	0	0 = Receive disable
				1 = Receive enable

4.4.3 A_GSR (General Status Register)

A_GSR shows interruption status. When an event that triggers interruption occurs, F/W on RISC Core set a bit in A_GSR corresponds to the type of event. If the corresponding bit in A_IMR (Interrupt Mask Register) is set to a '0' and the interruption is not masked, an interruption is issued to the V_R4120A. The bit in A_GSR is able to be read cleared. When the same type of events occurs before the bit has been read, the bit will be set again.

Initial value is all 0.

Bits	Field	R/W	Default	Description
31	PI	RC	0	0 = PHY layer device interruption has not occurred
				1 = PHY layer device interruption has occurred
30	RQA	RC	0	0 = receive Queue alert has not occurred
				1 = receive Queue alert has occurred
29	RQU	RC	0	0 = receive Queue underflow has not occurred
				1 = receive Queue underflow has occurred
28:24	Reserved	R	0	Reserved for future use
23	SQO	RC	0	0 = scheduling Queue overflow has not occurred
				1 = scheduling Queue overflow has occurred
22	Reserved	R	0	Reserved for future use
21	FER	RC	0	0 = Fatal Error has not occurred
				1 = Fatal Error has occurred
20:17	Reserved	R	0	Reserved for future use
16	BER	RC	0	0 = Internal Bus Error has not occurred
				1 = Internal Bus Error has occurred
15:8	RCR[7:0]	RC	0	0 = raw cell is not in Pool No. [7:0]
				1 = raw cell is in Pool No. [7:0]
7:4	MF[3:0]	RC	0	0 = Mailbox No. [3:0] is not full
				1 = Mailbox No. [3:0] is full
3:0	MM[3:0]	RC	0	0 = mailbox No. [3:0] is not marked
				1 = Mailbox No. [3:0] is marked



4.4.4 A_IMR (Interrupt Mask Register)

A_IMR masks interruption for each corresponding event. A Mask bit, which locates in the same bit location to a corresponding bit in A_GSR, masks interruption. If a bit of this register is reset to a '0', the corresponding bit of the A_GSR is masked. If it is set to a '1', the corresponding bit is unmasked. When the mask bit is reset and the bit in A_GSR is set, an interruption is issued to the V_R4120A.

All bits of this register is writeable, but the bits 28-24, 22, 20-16 are reserved for future use. Initial value is all zero.

Bits	Field	R/W	Default	Description
31	PI	R/W	0	Mask bit for PHY layer device interruption
				0 = mask
				1 = unmask
30	RQA	R/W	0	Mask bit for Receive Queue Alert
				0 = mask
				1 = unmask
29	RQU	R/W	0	Mask bit for Receive Queue underflow
				0 = mask
				1 = unmask
28:24	Reserved	R/W	0	Reserved for future use. Write '0's.
23	SQO	R/W	0	Mask bit for Scheduling Queue overflow
				0 = mask
				1 = unmask
22	Reserved	R/W	0	Reserved for future use. Write '0's.
21	FER	R/W	0	Mask bit for Fatal Error
				0 = mask
				1 = unmask
20:16	Reserved	R/W	0	Reserved for future use. Write '0's.
15:8	RCR[7:0]	R/W	0	Mask bit for Raw cell reception
				1 = Raw cell is in Pool No. [7:0]
				0 = Raw cell is not in Pool No. [7:0]
7:4	MF[3:0]	R/W	0	Mask bit for Mailbox full
				1 = Mailbox No. [3:0] is full
				0 = Mailbox No. [3:0] is not full
3:0	MM[3:0]	R/W	0	Mask bit for Mailbox mark
				1 = Mailbox No. [3:0] is marked
				0 = Mailbox No. [3:0] is not marked



4.4.5 A_RQU (Receiving Queue Underrun Register)

A_RQU shows the status of each pool. When a pool has no free buffers, the corresponding bit is set. ATM Cell Processor detects a pool empty when it receives a cell and try to send the cell to buffer. Whenever one of A_RQU bits is set, A_RQU bit in A_GSR will be set. In this block, only pool7 to pool0 will be used. If a bit is set to '1', corresponding pool has no free buffers. Initial value is all zero.

Bits	Field	R/W	Default	Description
31:8	Reserved	R	0	Reserved for future use
7:0	A_RQU[7:0]	R	0	0 = pool [7:0] has free buffers
				1 = pool [7:0] has no free buffers

4.4.6 A_RQA (Receiving Queue Alert Register)

A_RQA shows pools with less remaining batches than "ALERT LEVEL", which is set by the VR4120A. Whenever one of A_RQA bits is set, A_RQA bit in A_GSR will be set. In this block, only pool7 to pool0 will be used. If a bit is set to '1', the number of remaining batches is less than "ALERT LEVEL". Initial value is all zero.

Bits	Field	R/W	Default	Description
31:8	Reserved	R	0	Reserved for future use
7:0	A_RQA[7:0]	R	0	0 = pool [7:0] has more or equal remaining batches than "ALERT LEVEL"
				1 = pool [7:0] has less remaining batches than "ALERT LEVEL"

4.4.7 A_VER (Version Register)

A_VER shows version number of ATM Cell Processor block. Initial value is 0000_0200H.

Bits	Field	R/W	Default	Description
31:16	Reserved	R	0	Reserved for future use
15:8	MAJOR	R	02H	Major revision
7:0	MINOR	R	00H	Minor revision

4.4.8 A_CMR (Command Register)

ATM Cell Processor receives command and parameter when the VR4120A writes them in A_CMR and A_CER. ATM Cell Processor can handle only one command at a time. When ATM Cell Processor receives a command from the VR4120A, it sets Busy Flag in the register automatically to indicate it is busy. While Busy Flag is set, ATM Cell Processor can not receive a new command. If the VR4120A writes a new command when Busy Flag is set, the new command will be ignored. Initial value is zero. Detail of this register is described in Section **4.7 Commands**.

Bits	Field	R/W	Default	Description
31	BSY	R/W	0	Busy Flag
30:0	A_CMR	R/W	0	Command and parameter

4.4.9 A_CER (Command Extension Register)

Command Extension Register. Initial value is zero. Detail of this register is described in Section 4.7 Commands.

Bits	Field	R/W	Default	Description
31:0	A_CER	R/W	0	Parameter of command



4.4.10 A_MSA0 to A_MSA3 (Mailbox Start Address Register)

A_MSA0 to A_MSA3 shows start address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox (Mailbox2 and Mailbox3) respectively. Initial value is all 0.

Bits	Field	R/W	Default	Description
31:0	A_MSA0	R/W	0	Start address of Mailbox0
_				
Bits	Field	R/W	Default	Description
31:0	A_MSA1	R/W	0	Start address of Mailbox1

Bits	Field	R/W	Default	Description
31:0	A_MSA2	R/W	0	Start address of Mailbox2

Bits	Field	R/W	Default	Description
31:0	A_MSA3	R/W	0	Start address of Mailbox3

4.4.11 A_MBA0 to A_MBA3 (Mailbox Bottom Address Register)

A_MBA0 to A_MBA3 shows bottom address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit mailbox (Mailbox2 and Mailbox3) respectively. Initial value is all zero.

Bits	Field	R/W	Default	Description
31:0	A_MBA0	R/W	0	Bottom address of Mailbox0

Bits	Field	R/W	Default	Description
31:0	A_MBA1	R/W	0	Bottom address of Mailbox1

Bits	Field	R/W	Default	Description
31:0	A_MBA2	R/W	0	Bottom address of Mailbox2

Bits	Field	R/W	Default	Description
31:0	A_MBA3	R/W	0	Bottom address of Mailbox3

4.4.12 A_MTA0 to A_MTA3 (Mailbox Tail Address Register)

A_MTA0 to A_MTA3 shows tail address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox (Mailbox2 and Mailbox3) respectively. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_MTA0	R/W	0	Tail address of Mailbox0

Bits	Field	R/W	Default	Description
31:0	A_MTA1	R/W	0	Tail address of Mailbox1

Bits	Field	R/W	Default	Description
31:0	A_MTA2	R/W	0	Tail address of Mailbox2

Bits	Field	R/W	Default	Description
31:0	A_MTA3	R/W	0	Tail address of Mailbox3



4.4.13 A_MWA0 to A_MWA3 (Mailbox Write Address Register)

A_MWA0 to A_MWA3 shows write address of Receive Mailbox (Mailbox0 and Mailbox1) and Transmit Mailbox (Mailbox2 and Mailbox3) respectively. Initial value is zero.

/WA0				
NVA0	R/W	0	Write address of Mailbox0	
Field	R/W	Default	Description	
/WA1	R/W	0	Write address of Mailbox1	
Field	R/W	Default	Description	
/WA2	R/W	0	Write address of Mailbox2	
	1WA1 Field	IWA1 R/W	IWA1 R/W 0 Field R/W Default	IWA1 R/W 0 Write address of Mailbox1 Field R/W Default Description

Bits	Field	R/W	Default	Description
31:0	A_MWA3	R/W	0	Write address of Mailbox3

4.4.14 A_RCC (Valid Received Cell Counter)

A_RCC counts the number of valid received cells. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_RCC	R	0	Number of valid received cells

4.4.15 A_TCC (Valid Transmitted Cell Counter)

A_TCC counts the number of valid transmitted cells. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_TCC	R	0	Number of valid transmitted cells

4.4.16 A_RUEC (Receive Unprovisioned VPI/VCI Error Cell Counter)

A_RUEC counts the number of received cells with VPI/VCI Error. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_RUEC	R	0	Number of received cells with VPI/VCI Error

4.4.17 A_RIDC (Receive Internal Dropped Cell Counter)

A_RIDC counts the number of received cells which are dropped inside ATM Cell Processor. It is a 32-bit counter. Overflow of this counter does NOT cause any interruption. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_RIDC	R	0	Number of dropped cells



4.4.18 A_T1R (T1 Time Register)

A_T1R shows time which user allows ATM Cell Processor to spend to receive a whole of one packet. Initial value is "0000_FFFFH".

Bits	Field	R/W	Default	Description
31	Reserved	R/W	0	Reserved for future use. Write '0's.
30:0	A_T1R	R/W	FFFFH	Allowable time to receive a whole of one packet

4.4.19 A_TSR (Time Stamp Register)

A_TSR shows a value of the 32-bit counter that ATM Cell Processor counts its system clock. It is used as time stamps of receive start time of T1 timer function. Initial value is "0000_0000H", and count up starts right after reset.

Bits	Field	R/W	Default	Description
31:0	A_TSR	R/W	0	System clock count of ATM Cell Processor

4.4.20 A_IBBAR (IBUS Base Address Register)

A_IBBAR contains the base address for the access thorough IBUS to outside. RISC Core-space is addressed using 24-bit address, while the VR4120A RISC Processor space is addressed using 32-bit address. Therefore, the extension of address is necessary when the access from the inside of this block to the outside is requested. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_IBBAR	R/W	0	Base address for the access thorough IBUS to outside

4.4.21 A_INBAR (Instruction Base Address Register)

A_INBAR contains the base address to fetch instructions. RISC Core-space is addressed using 24-bit address, while the V_R4120A RISC Processor space is addressed using 32-bit address. Therefore, the extension of address is necessary when the access from the inside to the outside is requested. Initial value is zero.

Bits	Field	R/W	Default	Description
31:0	A_INBAR R/W 0 Base address to fetch instructions		Base address to fetch instructions	



4.4.22 A_UMCMD (UTOPIA Management Interface Command Register)


A_UMCMD selects operation mode of UTOPIA Management Interface. After reset, RISC Core must write this register to configure UTOPIA Management Interface.

When BM bit is set to '0', it means 8-bit mode and UMD [7:0] pins are valid.

When BM bit is set to '1', it means 16-bit mode. In this case, only half-word-aligned access is accepted.

EM bit is set to '1' only in 16-bit transfer mode. EM bit can change the data alignment as shown below.

EM = 0



EM = 1

Initial value of A_UMCMD is zero.

Bits	Field	R/W	Default	Description
31	Reserved	R/W	0	Reserved for future use. Write '0's.
30	BM	R/W	0	0 = 8-bit transfer mode
				1 = 16-bit transfer mode
29	EM	R/W	0	0 = data let straight
				1 = data let cross
28:3	Reserved	R/W	0	Reserved for future use. Write '0's.
2	PR	R/W	0	0 = to deassert UMRSTB
				1 = to assert UMRSTB to reset PHY device
1:0	MSL	R/W	00	00 = UTOPIA Management acts in the Motorola-compatible mode
				(DS, R/W, DTACK style)
				01 = UTOPIA Management acts in the Intel-compatible mode
				(RD, WR, RDY style)
				1x = reserved




4.5 Data Structure

ATM Cell Processor has Tx/Rx buffer structure similar to that of Ethernet Controller and USB Controller.

4.5.1 Tx buffer structure

The following figure shows Tx buffer structure used by ATM Cell Processor. It consists of a packet descriptor, some buffer directories, and data buffers. A Rx buffer structure and a Tx buffer structure are similar, so that reconstructing buffer structure is not needed when sending out a received packet.








Figure 4-9. Tx Buffer Elements

- Tx packet descriptor

3	16 15						
	Attribute	CPCS-UU	CPI				
	Tx buffer dir	Tx buffer directory Address					

- Tx buffer directory

31		0
	Tx buffer desciptor 0	
	Tx buffer desciptor 1	
	Tx buffer desciptor 2	
	Tx buffer desciptor 3	
	Tx buffer desciptor 4	
	I	
	Tx buffer desciptor N	
	Tx link pointer	

- Tx buffer descriptor

3	1		16	15 0
	L	DL	0	Size
			Buffer A	Address

- Tx link pointer

3	1		0
	0	DL	0
			Tx buffer directory Address

Figure 4-9 shows Tx buffer elements. Each element consists of a couple of 32-bit words in sequential address. Detail is given in following sections.



4.5.1.1 Packet descriptor

A packet descriptor contains two words shown as Figure 4-10. Its address is word aligned.






Table 4-1 is a list of Tx packet attributes. Detail will be given in Operation chapter.

Field	Description
ENC	It contains Encapsulation bits to specify Encapsulation modes.
CLPM	It contains CLP bit to be set in Tx cell header.
PTI	It contains PTI bit to be set in Tx cell header.
GFC	It contains GFC bit to be set in Tx cell header.
IM	It disables interruption and indication when Tx is completed.
C10	It enables generation and insertion of CRC10 code.
AAL	It specifies type of AAL.
MB	It indicates the number of mailbox.
CPCS-UU	It contains CPCS-UU bits to be set in Tx cell trailer.
CPI	It contains CPI bits to be set in Tx cell trailer.

Table 4-1. List of Tx Packet Attribute



4.5.1.2 Tx buffer directory

Tx buffer directory contains some buffer descriptors, up to 255, and a link pointer. Its address is word aligned. The end of buffer directory must be a link pointer. Buffer descriptors must be read and served from the top in a sequential manner.

4.5.1.3 Tx buffer descriptor

Both a Tx buffer descriptor and a Tx link pointer consist of 2 words. DL bit, bit 30 of the first word, indicates that these two words are a buffer descriptor (DL = 1) or a link pointer (DL = 0). In the Tx buffer descriptor, L bit, bit 31, indicates that the buffer pointed by this descriptor contains the last portion of a packet.

A Tx link pointer is shown as Figure 4-11. L bit, bit 31, is fixed to zero. If there is no buffer directory to be linked, directory address of link pointer must be zero, as a null pointer.

Figure 4-11. Tx Buffer Descriptor/Link Pointer

-Tx buffer des	criptor			
31 30		16 15		0
L DL	Attribute		Size	
31				0
		Buffer Address		
-Tx link pointe	r			
31 30				0
0 DL		Attribute		
	Tx	buffer directory Address		

4.5.1.4 Data buffer

Data buffer contains actual packet data to be sent. Size of a buffer can vary from 1 byte to 64 Kbytes. Its address is byte aligned.


4.5.2 Rx pool structure

Rx buffer structure is defined as a pool. Eight pools are supported. A pool is composed of chain of Rx buffer directories. Each Rx buffer directory has some buffer descriptors and a link pointer. Each buffer descriptor points a buffer string of received cell data. A link pointer has an address to a next Rx buffer directory.

The VR4120A will create up to 8 pools and give them to ATM Cell Processor.

Phase-out/Discontinued

Figure 4-12. Rx Pool Structure



User's Manual S14767EJ2V0UM

Phase-out/Discontinued

Figure 4-13. Rx Pool Descriptor/Rx Buffer Directory/Rx Buffer Descriptor/Rx Link Pointer

-Rx pool descriptor

3	1 16 15 (0
	Attribute]
	Rx buffer directory Address	

-Rx buffer directory

3	1	0
ſ	Rx buffer desciptor 0	
	Rx buffer desciptor 1	
	Rx buffer desciptor 2	
	Rx buffer desciptor 3	
	Rx buffer desciptor 4	
	Rx buffer desciptor 5	
Ī		
	Rx link pointer	

-Rx buffer descriptor

3	1 1	6 15 0	
	Attribute	Size	
	Buffer Address		

-Rx link pointer

3	1	0
	Attribute	
	Rx buffer directory Address	

Figure 4-13 shows Rx buffer elements. Each element consists of a couple of 32-bit words of sequential address. Detail is given in following sections.



4.5.2.1 Rx pool descriptor

A pool descriptor contains two words shown as Figure 4-14. Its address is word aligned.

Figure 4-14. Rx Pool Descriptor

-Rx pool descriptor




Table 4-2. List of Rx Pool Attributes

Field	Note
Alert level	When the remaining number of buffer directories is lower than this number times 4, an alert interrupt will be issued.
Dir. size in a pool	It contains the number of Rx buffer descriptors in a buffer directories in the pool.
Remaining number of dir. in the pool	It contains the current remaining number of buffer directories.
Directory Address	It contains address of the first buffer directory in the pool.

4.5.2.2 Rx buffer directory

Rx buffer directory contains some buffer descriptors, up to 255, and a link pointer. Number of buffer descriptors in each directory in one pool is identical. Number can vary in different pools.

Address of buffer directory is word aligned. The end of buffer directory must be a link pointer. Buffer descriptor must be read and used from the top in a sequential manner.

4.5.2.3 Rx buffer descriptor


Both an Rx buffer descriptor and an Rx link pointer consist of 2 words. DL bit, bit 30 of the first word, indicates that these two words are a buffer descriptor (DL = 1) or a link pointer (DL = 0).

An Rx buffer descriptor and an Rx link pointer are shown as Figure 4-16. Its address is word aligned. L bit indicates that the buffer pointed by this descriptor contains the last portion of a packet.

If there is no buffer directory to be linked, directory address of link pointer must be zero, as a null pointer.

Phase-out/Discontinued

Figure 4-15. Rx Buffer Descriptor/ Link Pointer



4.5.2.4 Rx data buffer

Rx Data buffer contains actual received cell data. Size of a buffer can vary from 1 byte to 64 kbytes. Its address is byte aligned.



4.6 Initialization

This ATM Cell Processor is initialized by firmware that is based RISC instruction.

4.6.1 Before starting RISC core

RISC Core has 1 MB of Instruction space and 8 KB of physical Instruction RAM and 8 KB of instruction cache. The Instruction space will be mapped to the external system memory space. Address of instruction space will be translated by adding content of A_INBAR. The VR4120A will set A_INBAR during initialization. Instruction memory space will be placed in the system memory space to achieve faster instruction fetch. The VR4120A has to transfer RISC Core F/W to the assigned SDRAM area as well as its own S/W in its initialization, as shown in Figure 4-16. After transferring F/W, it sets base address of RISC Core F/W in A_INBAR. At the same time, base address of shared memory space has to be set in A_IBBAR. Then the VR4120A let ATM Cell Processor to start operation.




Figure 4-16. Transfer of F/W



4.6.2 After RISC core's F/W is starting

RISC Core starts its operation from address xx00_0000H. When it starts fetching an instruction located in address xx00_0000H, a dedicated H/W will stop RISC Core and will copy a block of instructions. This copy operation will be handled in the same manner as I-cache replacement.

Lower 8 KB of Instruction space in RISC Core will be copied on Instruction RAM because it will contain interruption vector table. The other part of the space is accessed through 8 KB of Instruction cache. In case that the total size of F/W is smaller than 16 KB, RISC Core can run fastest because once all necessary instruction code is copied in, no cache miss will occur.




Figure 4-17. Instruction RAM and Instruction Cache



4.7 Commands

Here, basic commands used in AAL-5 operation are described. Other commands used in AAL-2, OAM and cell switching functions are described in μ PD98501 Application Note (S15812E).

ATM Cell Processor provides the VR4120A with the following basic commands.

Command	What this block does
Set_Link_Rate	Set PHY Link Rate
Open_Channel	Reserves VC table area in Work RAM.
Close_Channel	Releases VC table area.
Tx_Ready	Starts transmission process.
Add_Buffers	Add Buffer Directories to the indicated pool
Indirect_Access	Enables VR4120A RISC Processor to access Work RAM

Table 4-3. Commands

All commands are written in command register (A_CMR) and command extension register (A_CER) by the VR4120A. Command register has busy flag. Since ATM Cell Processor only proceeds one command at a time, it sets the busy flag when it accepts the command. The VR4120A cannot issue another command while this busy flag is 1. When finish the command operation, ATM Cell Processor sets the busy flag to 0. The VR4120A has to read the busy flag of the command register and checks if busy bit is 0, before issues new command.

(1) Commands which ATM Cell Processor returns command indication

When ATM Cell Processor receives Open_Channel, Close_Channel, Open_IP_Channel, Close_IP_Channel, Tx_Ready and Add_Buffers command, it writes command indication in command register. The VR4120A RISC Processor has to read command indication, after issuing these commands. However, while busy flag is 1, ATM Cell Processor has not finished command processing yet, so that, The VR4120A RISC Processor has to wait until busy flag in command register becomes 0 in order to read the indication.

(2) Commands which command extension register is used

Indirect_Access command and Add_Buffers command use command extended register.

When the V_R4120A writes these commands, the V_R4120A has to write to command extension register first, and then command register. ATM Cell Processor starts command operation after command register is written. So that, unless command extension register is written first, the information in command extension register is ignored by ATM Cell Processor.

When command extension register is used for getting information from ATM Cell Processor, the VR4120A writes to command register and wait until busy flag in command register becomes a '0', and reads command extended register.



4.7.1 Set_Link_Rate command

This command is used to set the link rate of ATM PHY interface. After initializing ATM Cell Processor, this command has to be issued once, before any packet is transmitted.

Figure 4-18. Set_Link_Rate Command

[Set_Lin	ık_F	late	com	mand]				
0	1	1	1	0	PHY No.		Link Rate	
31 30	2 9	28	27	26 20	19	16	15	0
PHY N Link Ra				PHY Number. Actual Link Rate is inser	ted in this fie	eld. T	The format of the rate is following.	
				2 °(1 + m/512)*nz cells/s	ec			

Re- served	nz	е			m	
15	14	13	9	8		0

4.7.2 Open_Channel command

This command is used to open a new channel to be used for a send or receive operation. When the channel is opened, ATM Cell Processor reserves the area for the VC table in Work RAM and returns the VC Number as an indication.

The indication that ATM Cell Processor returns for this command is of the following format:

Figure 4-19. Open_Channel Command and Indication

[Open_Channel command]

CMR						
0	1	0	0	0	0	
31 30	29	28	27	26	25 0	1

[Open_Channel command Indication]

CMR

	Undefined	VC Number	(0
31	18	17 6	5	0

VC Number VC Number of the opened channel. If no more new VCs can be opened, VC Number in the indication is set to 0.



4.7.3 Close_Channel command

The Close_Channel command is used to close a send or receive channel. Upon accepting this command, ATM Cell Processor returns the VC table to VC Table pool.

The indication that ATM Cell Processor returns for this command has the following format:

Figure 4-20. Close_Channel Command and Indication

[Close_	Cha	nnel	com	nma	nd]						
CMR		-									
0 1 0 0 1 R/T				R/T		0	0 VC Number				
31 30	29	28	27	26	25	24	18	17 6	5		0
[Close_ CMR	Close_Channel command indication]										
	Un	defir	ned	E Undefined		Undefined	VC Number		0		
31					25	24	23 18	17 6	5		0
Close_	Cha	anne	el co	mm	nanc	l					
R/T				In	dica	ites	whether the channel to	b be closed is a send or a receive channel.			
				1:	Re	ceiv	ve channel				
0: Transmit channel											
				-							
VC Nu	nbe	er		V	υN	urnc	ber of the channel that	VR4120A intends to close.			

Close_Channel command indication

E Error bit. If detects an error (ex. Invalid VC number), sets this bit to a '1'. When the VR4120A issues this command, this bit has to be set to a '0'.

VC Number Closed VC Number of the channel. If the channel cannot be closed, 0 is set in this area.



4.7.4 Tx_Ready command

The Tx_Ready command is used by the VR4120A to notify ATM Cell Processor that a transmit packet has been added for a specified channel (a new packet descriptor has been set in system memory queue). Upon receiving this command, ATM Cell Processor makes the scheduling table active to perform scheduling. In this command, when it detects some errors, writes E bit in A_CMR.

This command has the following format:

Figure 4-21. Tx_Ready Command and Indication

[Tx_Rea CMR	ady o	comr	nan	d]							
0	1	1	0	0	1		0	VC Number		0	
31 30	29	28	27	26	25	24	18	17 6	5		0
CER											
							Pack	et Descriptor Address			
31											0
[Tx_Rea CMR	[Tx_Ready command indication] CMR										
0	1	1	0	0	1	Е	0	VC Number		0	
31 30	29	28	27	26	25	24	23 18	17 6	5		0
VC Nu	Tx_Ready commandVC NumberThe VC number of the channel which the VR4120A intends to start transmission.Packet descriptor addressAddress of the packet descriptor.										
Tx_Rea	ady	con	nma	nd i	indio	catio	n				
Е								n error (ex. Invalid VC number), sets this	bit to a '	1'. When	the
VR4120A issues this command, this bit has to be a '0'.VC NumberThe VC number of the channel which the VR4120A intends to start transmission.											



4.7.5 Add_Buffers command

The Add_Buffers command is used to add unused buffer directories to a single receive free buffer pool.

In this command, when ATM Cell Processor detects some errors, it writes E bit in A_CMR. This command has the following format:

Figure 4-22. Add_Buffers Command

[Add_Bu CMR	[Add_Buffers command]												
0	1	1	0	1			0		Pool No.	Number of Buffer Directories			
31 30	29	28	27	26	25		21	20	16	15 0			
CER	CER												
	Buffer Directory Pointer												
31	31 0												
[Add_Bu <u>CMR</u>	[Add_Buffers command indication] CMR												
0	1	1	0	1	0	Е	0		Pool No.	Number of Buffer Directories			
31 30	29	28	27	26	25	24	23 21	20	16	15 0			
Add_B Pool N		rs c	omn	nan	d				•	hich buffer directories are to be added. Since ATM Cell 8 pools (0 to 7), Bit 19 and 20 should be set to a '0'.			
Numbe Buffer						ries		Number of new buffer directories to be added Start address of the first buffer directory in the list of new buffer directories to be					
Add_B E	Add_Buffers command indication												
Pool No. Number of Buffer Directories						ries	directo Numbe	command, this bit has to be a '0'. The possible error is the number of buffer directories after this command is executed exceeds 65535. Number of the pool to which new buffer directories are just added Number of new buffer directories just added					



4.7.6 Indirect_Access command

The Indirect_Access command is used to perform read/write access to Work RAM.

Figure 4-23. Indirect_Access Command

[Indirect_Access command]

CMF	3										
	0		R/W	В3	B2	B1	В0	Address		0	
31		29	28	27	26	25	24	23 2	2	1	0
CER	{										

Data	
31 (0

Indirect_Access command

R/W	Specifies whether access to the target is a read or a write access.
	1: Read
	0: Write
B0, B1, B2, B3	For write access, used to select bytes.
Address	If the address specified in this area is within control memory, the virtual address is converted to
	ATM Cell Processor address. Otherwise, the address is used as is. The low-order two bits of
	the address must be 0, that is, the address must be a word address.

4.8 Operations

In this section, functional specifications mainly SAR function is described.

4.8.1 Work RAM usage

The size of the Work RAM is 16 Kbytes. This memory is used for following five purposes.

(1) Temporary data

The data which are exchanged with SDRAM using DMA. The data stored in this area are transmitting and receiving indications and first cell of IP packet.

(2) Flow table pool

The area in which Flow tables is stored.

(3) Packet Info structure

The area in which Packet Info structures is stored.


(4) Receive free buffer pool


The are in which "pool descriptors" is stored. Each pool descriptors uses 2 words.

(5) VC table pool

The area in which transmit and receive VC Tables is stored. Each VC table uses 1 block (16 words).







4.8.2 Transmission function

The VR4120A sets the VC information in VC table prior to the every packet transmission, and issue Tx_Ready command with VC number in order to transmit packet belongs to the VC.

The transmitting data structure is described in Section 4.5.1 Tx buffer structure.



4.8.2.1 Transmission procedure

(a) Setting transmitting data

Before transmitting a packet, the VR4120A places a packet data to be sent in system memory and sets the packet descriptor.

(b) Opening the send channel

If the VR4120A needs a new channel for transmitting of the packet data, the VR4120A issues Open_Channel command. When the VR4120A issues the command, ATM Cell Processor assigns a new VC Table pool block in Work RAM and reports its start address to the VR4120A using a command indication.

(c) Setting the send VC table

The assigned 16-word VC Table pool block in Work RAM is set as the send VC table for each VC.

(d) Issuing the Tx_Ready command -> making preparations for transmission of the first cell

When the V_R4120A issues Tx_Ready command, ATM Cell Processor sets a Packet Info Structure in Work RAM, fetch the packet descriptor and store it in the area. ATM Cell Processor checks Transmit Queue if any packet is waiting for transmission. If Transmit Queue is not empty, ATM Cell Processor adds the Packet Info structure at the end of the queue. If no packet is waiting in the queue, ATM Cell Processor also schedules next transmission time with "current time plus 1".

- (e) Sending a cell
 - <1> Generating a header

A header is generated from Word1 in the VC table and written into SAR FIFO. "00H" is inserted into the GFC field of the header.

<2> Sending a segment data from system memory to SAR_FIFO

ATM Cell Processor reads a transmitting segment (48-byte payload data of the cell) from system memory and sets it in SAR_FIFO using Scatter/Gather DMA. The starting address of the segment is indicated by the "Buffer Read Address" field in the VC table. When the 53rd byte of the segment is written, SAR FIFO is updated.

<3> Calculating the CRC-32 value and the length

Each time a segment is read from SDRAM, the CRC-32 value is calculated for that segment and transmitted bytes are also counted. ATM Cell Processor writes those results in VC table.

<4> Updating the VC table

Updates "Buffer Read Address" and "Remaining Bytes in Current Buffer" fields.

(f) Sending the last cell


When the L flag of the current transmit buffer indicates that the buffer is the last one and the value in the field indicating the number of bytes remaining in the VC table is less than 40 bytes, the cell is the last cell of the packet.


- <1> When the current cell is the last cell of the packet, and the remaining payload data is less than 40 bytes, zero padding and the 8 byte trailer are added. When the remaining payload data is more than 40 bytes and there are not enough space to add an 8-byte AAL-5 trailer, ATM Cell Processor just adds zero padding to make a 48-byte payload and ATM Cell Processor sends a cell containing only a trailer and padding next.
- <2> When the last segment of the AAL-5 PDU is read, the final CRC-32 value and the packet length are inserted into the trailer of the AAL-5 PDU, and the contents of the first word in the VC table are inserted into the CPCS-UU and CPI fields, thereby completing the AAL-5 trailer.
- (g) ATM Cell Processor checks whether there is a subsequent packet (checks Last Packet Info address and First Packet Info address in Tx VC table). When a subsequent packet exists, (e) and (f) are repeated.
- (h) For each packet, ATM Cell Processor stores transmitting indication as a status information in the mailbox and generates an interrupt.
- (i) The VR4120A reads the mailbox and updates the read pointer of the mailbox.



4.8.2.2 Transmit queue

Tx_Ready command has to be issued in order to transmit a packet. However, the VR4120A doesn't have to wait Tx indication before issuing next Tx_Ready command for the same VC. When the VR4120A issues Tx_Ready command before completing transmission process for the previous packet, ATM Cell Processor builds Tx Queue for that VC.






(1) Packet info structure

The Maximum number of Packet Info Structure for each VC is 16. However, since total number of Packet Info Structure is 128, some VC may not obtain 16 Packet Info Structure depend on the queue length of other VCs. When ATM Cell Processor can not obtain any Packet Info Structure, ATM Cell Processor returns an error indication for Tx_Ready command.

Figure 4-26. Packet Info Structure



Cell header

CELL HEADER PACKET DESCRIPTOR STORAGE NEXT POINTER

Area for temporarily storing the packet descriptor of a packet Address of the next Packet Info structure



(2) Packet descriptor

Figure 4-27. Transmit Queue Packet Descriptor

1 0 ENC CLP	M PTI GFC IM C10 AAL MB CPCS-UU CPI	
31 30 29 28	27 26 24 23 20 19 18 17 16 15 8 7	0
	Buffer Directory Address	
31		0
ENC	Encapsulation mode is indicated.	
	1 LLC encapsulation	
	0 No encapsulation	
CLPM	CLP bit in the packet header is indicated.	
	00 Sets CLP bit in all cells as 0.	
	11 Sets CLP bit in all cells as 1.	
	01 Sets CLP bit in all cells except last cell as 1, and only CLP bit in last cell as 0.	
	10 Not used.	
PTI	PTI field in the packet header. Since this field indicates cell payload type, takes different	ent
	transmission procedure according to this field .	
	000 User data cell without congestion.	
	001 User data cell without congestion. Last cell in the packet.	
	Prohibited to be set by user. If this value is set, treats as 000.	
	010 User data cell with congestion.	
	011 User data cell with congestion. Last cell in the packet.	
	Prohibited to be set by user. If this value is set, treats as 010.100 OAM F5 cell used to carry information between segments	
	101 OAM F5 cell used to carry information between end to end.	
	110 Prohibited to be set by user.	
	111 Prohibited to be set by user.	
GFC	GFC field in the packet header is indicated.	
IM	Indicates if ATM Cell Processor issues the transmitting indication to the VR4120A.	
	1: Doesn't send any transmitting indication to the $V_{R4}120A$.	
	0: Sends transmitting indications to the VR4120A.	
C10	Indicates if CRC-10 should be inserted or not.	
	1 Insert CRC-10 in every cell.	
	0 Not insert CRC-10.	
AAL	Indicates if the transmitting packet is AAL-5 packet or not.	
	1 AAL-5 mode.	
	0 Raw cell mode. ATM Cell Processor treats cells in this packet as Raw cell.	
MB	Mailbox number for storing transmitting indication for this packet is indicated.	
	1 Mailbox number 3.	
	0 Mailbox number 2.	
CPCS-UU	User information. In AAL-5 mode, ATM Cell Processor inserts the pattern in this field to the C	PI
	field in the trailer. In Raw cell mode, this field is ignored.	
CPI	User information. In AAL-5 mode, ATM Cell Processor inserts the pattern in this field to the C	ΡI
	field in the trailer. In Raw cell mode, this field is ignored.	



(3) Tx VC table

Figure 4-28. Tx VC Table

Word 0	V	ENC	CLPM	PTI	GFC							S-UU		CPI	
j	31		28 27		23 20	19	18	31	71	61		8	1		0
Word 1	L		0	PRIORITY 26 24	00						VPL	/VCI			0
Word 2	31					S PA	CK	ET			REMA	INING BYTES II	N CURRENT E	BUFFER	0
	31								1	6 1	5				0
Word 3								CF	RC-3	32 C	OUNT				
	31						_	_		_					0
Word 4						E	UF	FE	r re	EAC	ADDRESS				
	31					_			_	_					0
Word 5						Ν	IEX	(T E	BUFF	FER	ADDRESS				
	31				ſ										0
Word 6			MBS0		Ν	IBS						RESERVED		PHY N	
	31									-			5	5 4	0
Word 7	Α				0					0					
	31	30							1	61	5				0
Word 8				(0					PCR					
	31								1	61	5				0
Word 9				()							M	CR		
	31									61					0
Word 10	31					RES	SER	{VE	DF	OR	SCHEDULIN	3			0
	51														0
Word 11	31	0	0	26 25					F	RES	SERVED FOR	ABR USE			0
		29	28	20 25											0
Word 12	31					К	ESI	ER	VED) FO	R ABR USE				0
\A/avel 10															
Word 13	31								RES	ER	VED				0
Word 14	-								DEC						_
vvora 14	31								REG	ER	VED				0
Word 15				FIRST DAG								LAST PAC			
woru 15	31			THOTFAL					1	6 1	5				0
					Fields define	ed b	y u	se	r			Fields used b	by DMAC		

Phase-out/Discontinued

Word0	Identical to the contents of Word0 in the packet descriptor in system memory. The
	initial value must be all zeros. ATM Cell copies the Word0 in the packet descriptor
	into this field.
L	This bit is used internally for SAR processing. The initial value must always be a 1.
PRIORITY	Specifies send priority.
	111: CBR
	110: VBR
	010: UBR
VPI/VCI	VPI/VCI values to be contained in the cell header
No. OF BYTES TRANSMITTED	Number of bytes in the packet that have been sent so far. The initial value is 0.
IN THIS PACKET	
REMAINING BYTES IN	Number of bytes in the current buffer that have not been sent. The initial value is 0.
CURRENT BUFFER	
CRC-32 COUNT	CRC-32 value calculated for the transmitted cells of this packet. The final CRC-32
	value is set in the CRC-32 field in the trailer.
BUFFER READ ADDRESS	Pointer to the byte in the current buffer that is to be transferred next Tx time.
NEXT BUFFER ADDRESS	Pointer to the next buffer in the current packet directory
MBS0	Maximum Burst Size. The number of cells continuously transmitted with PCR. Only used in VBR mode.
MBS	Internally used for counting MBS0. Initially, the same value as MBS0 has to be set.
	Only used in VBR mode.
PHY No.	The number of the PHY which cells that belongs to this VC transmits to.
A	"Active" bit indicating whether the VC table is in the active or idle state.
	1: Active state
MCD	0: Idle state
MCR PCR	Minimum Cell Rate. In VBR mode, SCR has to be set in this field. Peak Cell Rate.
Word 10 Word 11 & Word 12	These fields are used internally for scheduling use.
FIRST PACKET INFO	These fields are used internally. The start address of the first Packet Info structure in transmit queue for this VC.
THOT FACKET INFO	The initial value has to be 0.
LAST PACKET INFO	The start address of the last Packet Info structure in transmit queue for this VC.
	The initial value has to be 0.

4.8.2.3 Non AAL-5 traffic support

(1) OAM F5 cell transmission

When host sets OAM F5 cell pattern (100 and 101) in the PTI field in packet descriptor, ATM Cell Processor doesn't add AAL-5 trailer. In this case, even though host sets more than 48 bytes in "SIZE" field in the packet descriptor, ATM Cell Processor only reads 48 bytes from the top of the data buffer and ignores the data after that. If host sets the bytes less than 48 byte in "SIZE" field, ATM Cell Processor adds padding. For OAM F5 cell transmission, host has to set different packet descriptor for each OAM F5 cell.

For OAM F5 cell transmission, ATM Cell Processor inserts CRC-10, if host sets "C10 bit" to 1 in packet descriptor. ATM Cell Processor calculates CRC-10 for 46 bytes and 6 bits and overwrites the result to the last 10 bits in the payload.

In addition, F/W for ATM Cell Processor supports Forward Monitoring and Backward Reporting functions. The detail of the functions will be announced.



When host sends the non AAL-5 traffic packet which is not OAM F5 cell, host sets "AAL" bit in the packet descriptor to a 0 and "PTI" field "0xx" which indicates user data. In this case, ATM Cell Processor doesn't calculate or add AAL-5 trailer.

If host sets "C10" bit in packet descriptor to a 1, ATM Cell Processor calculates and adds CRC-10 to each cell to be transmitted.

Figure 4-29. Raw Cell with CRC-10

ſ	Header	Payload	CRC-10
	5 bytes	46 bytes and 6bits	10 bits

Generation polynomial of CRC-10 is following:

 $G(x) = 1 + x + x^4 + x^5 + x^9 + x^{10}$

4.8.2.4 Transmission indication

For each transmitted packet, ATM Cell Processor writes a send indication as a transmission completion status in the mailbox. The mailbox used for transmission is mailbox 2 and 3. More specifically, ATM Cell Processor writes a send indication once all the data in the packet has been read. The issuing of a send indication, therefore, does not indicate that the sending of the packet to PMD has been completed.

Upon storing a send indication into the mailbox, ATM Cell Processor sets the corresponding MM bit of the A_GSR register to a 1, and issues an interrupt if it is not masked.

The indication that ATM Cell Processor sends to the host during transmission is of the following format:

E	VC Number	А	PACKET QUEUE POINTE	R
31 30	16	15	14	0
E (Error ID)	Error ID indicates error conditi	on.		
	0: Error			
	1: No error			
VC Number VC Number used for this VC				
A (for Active)	If 0, indicates that the VC ente	ers th	e idle state because the packet	descriptor is
	If 1, indicates that the VC is keep	ept a	ctive because the next packet d	escriptor is v
Packet Queue Pointer	Low-order 15 bits of the start a	addro	ess of the packet descriptor which	ch is just trai

Figure 4-30. Send Indication Format

4.8.2.5 Scheduling

ATM Cell Processor holds a scheduling table in which ATM Cell Processor sets the transmitting timings of all active channels. Transmitting timing is recalculated each time ATM Cell Processor transmits a cell. Transmitting timing is calculated using line rate and rate information which is set by the VR4120A prior to the Tx_Ready command. Rate information is written in Tx VC table.


Phase-out/Discontinued



4.8.2.6 LLC encapsulation

If LLC encapsulation is indicated in Tx VC table, ATM Cell Processor adds the LLC header to the top of the IP packet. ATM Cell Processor always encapsulates CPCS-PDU as Internet IP PDU.

Figure 4-31. LLC Encapsulation Format



4.8.3 Receiving function

Receiving data structure is described in Section 4.5.2 Rx pool structure.

4.8.3.1 Receiving procedure

(a) Setting up a receive pool

Before receiving a packet, the VR4120A prepares the receive pool to store receive cell data and sets the information about the pool in the pool descriptor in Work RAM.

(b) Opening the receive channel

When the VR4120A is going to open a new connection, the VR4120A issues Open_Channel command. If Open_Channel command is issued, ATM Cell Processor assigns a VC Table block in Work RAM and reports its start address to the VR4120A using a command indication. The VR4120A sets the assigned block as a VC table.

(c) Setting the receive VC table

The VR4120A sets the 16-word assigned blocks in Work RAM as the receive VC table for each VC.

(d) Setting up the Rx lookup table

The VPI/VCI of the receive cell are set in the Rx lookup table.

(e) Receiving the first cell of the packet

Upon ATM Cell Processor receiving a cell, it checks if the VPI/VCI of the received cell has been registered in Rx lookup table. If not registered, the cell is discarded. If registered, ATM Cell Processor gets the VC number from Rx lookup table. If it is a first cell of a packet, ATM Cell Processor assigns the new buffer directory. The VC is added to the T1 timer list.

(f) Receiving a cell

ATM Cell Processor transfers the received cell data from SAR FIFO to system memory using Scatter/Gather DMA. In the same way as in transmission, the CRC-32 value, calculated for each received cell data, is stored into the "CRC-32" field of the VC table. The "Current Count of Bytes" and "Remaining words in current buffer" fields, in the VC table, are updated.

(g) Receiving the last cell

<1> The trailer information is checked for errors.

<2> A receive indication is stored into the mailbox and an interruption is issued.


(h) Reading the receive indication

The VR4120A reads the receive indication, updates the read pointer in the mailbox, and extract received data from the pool.



(1) Rx VC table

Figure 4-32. Receive VC Table



Phase-out/Discontinued

Set to a 1 if the CLP in the header of at least one cell of the packets being
received is equal to a 1.
Set to a 1 if the free buffer assigned to this VC exists.
Set to a 1 if an error occurs while a packet is being received. Then, the
subsequent cells of the packet, including the last cell, are discarded.
If a free buffer is not assigned, the cell is discarded and this field is set to a 1.
Always a 0 because it is not used by ATM Cell Processor.
Mailbox number.
Pool number. (ATM Cell Processor supports pool numbers 0 to 7.)
User information
Area used for T1 timer calculation
Congestion notification.
OAM cell reception/discard indication bit.
AAL-5/RAW cell reception indication bit.
Maximum number of bytes in one packet
Number of words of the free area remaining in the current buffer
Number of bytes of the current packet that have been received so far
Used for CRC-32 value calculation
Next address in the currently assigned free buffer that is used for storage
Start address of the free buffer to be assigned next time.
Start address of the packet (start address of the batch assigned first)
These fields are used internally.
VC Number of the VC linked before this VC in the T1 link list
Set to a 1 if the VC is the last one linked in the T1 link list.
VC Number of the VC linked after this VC in the T1 link list

4.8.3.2 Non AAL-5 traffic support

Every time ATM Cell Processor receives a raw cell, it makes a raw cell data with 53 byte raw cell and 11 byte indication and stores it to the appropriate Rx pool. Then, ATM Cell Processor sets corresponding bits in A_GSR register and issues an interruption if not masked.

Since ATM Cell Processor treats raw cells as a unit of cell not a packet, it doesn't set rx indications in Rx mailbox. When ATM Cell Processor receives raw cells, CRC-10 verify function is always enable. If ATM Cell Processor detects CRC-10 error, sets error bit in raw cell data.

(1) OAM F5 cell

When OD bit in VC table is a 1 and PTI field in received ATM cell header is "1xx", ATM Cell Processor generates Raw cell data and stores it in pool 0. It sets PCR0=1 in A_GSR register and issues an interruption to the VR4120A, if not masked. ATM Cell Processor always stores these data in Pool 0. If OD bit is set to a 1, Pool 0 has to be set for Raw cell data.

(2) Non AAL-5 traffic

When A/R bit in VC table is a 0, ATM Cell Processor treats received cells that belong to the VC as raw cells. If receives raw cells, ATM Cell Processor has to assign a pool to raw cell data.

(3) Raw cell data

The following is the Raw cell data format in little endian mode.



Figure 4-33. Raw Cell Data Format

	WORD0	CELL HEADER					
	WORD1	BYTE2	BYTE1	B١	TE0	HEC	
	:						
	:						
	:]	
	WORD12	BYTE46	BYTE45	BY	TE44	BYTE43	
	WORD13	UIN	IFO		0	BYTE47	
							
	WORD14		TIME S	STAMP			
						1	
	WORD15	1 VC NUMBER CE 0					
	Header of the cell except HEC.						
	HEC field pattern of the cell.						
17	Davlaad	data of the coll					

BYTE0 – BYTE47 Payload data of the cell. UINFO User information. The pa

User information. The pattern which user set in UINFO field in VC table.

TIME STAMP A_TSR register value when ATM Cell Processor received the cell.

VC NUMBER VC Number of the cell.

CE CRC-10 check result

0: No error.

1: CRC-10 error is detected.

4.8.3.3 Receive indication

Cell Header

HEC

For each packet, ATM Cell Processor writes a receive indication as the reception completion status in the mailbox. The mailbox used for reception is mailbox 0 and 1. More specifically, ATM Cell Processor writes a receive indication at the following case:

- (1) All cell data that belong to a packet are received.
 - No error is detected
 - "CRC-32 error" or "Length error " is detected
- (2) An error is detected before the last cell of a packet is received. The error is other than "CRC-32 error" or "Length error ".

A receive indication contains the start address and size of the batch that ATM Cell Processor uses to store the cell, and other information. By reading the receive indication, the VR4120A can process the received packet that is composed of received cells.

The format of a receive indication is as follows:



Figure 4-34. Receive Indication Format

UINFO				PACKET SIZE									
31	31 16												0
	TIME STAMP												
31													0
		PACKET STA	RT A	٩DD	RES	s							
31													0
1 VCI	Number		ERR	СІ	CLP	0	ERR STATUS		0			POOL No.	
31 30		16	15	14	13	12	11 8	7	7	5	4		0
UINFO	Pattern set by the host in the UINFO field in the VC table												
PACKET SIZE	Size of the receive packet in cell units												
TIME STAMP	Value of A_TSR when this indication is issued												
PACKET START ADDRESS	Start address of the batch used												
CHANNEL NUMBER	VC Number used by this VC												
ERR	If 1, indicates that an error occurred while the packet was being received.												
	If 0, indicates	that the pack	et w	as r	recei	ivec	l normally.						
CI	The PTI field in the header of at least one cell of the packet indicated congestion.												
CLP	The CLP field in the header of at least one cell of the packet was equal to 1.												
ERROR STATUS	Status of the error that occurred												
	0000	No error											
	0001	Free buffer u	unde	erflo	w								
	0011	Max. numbe	r of	byt	es vi	iola	tion						
	0100	CRC-32 erro	or										
	0110	Length error											
	0111	T1 time-out											
POOL NUMBER	Number of th	e pool used											

4.8.3.4 Receive errors

ATM Cell Processor checks errors while a packet is being received and also after the packet has been received. Upon detecting an error, it reports the type of error, the start address and the amount of data that had been transferred to system memory prior to the error being detected, using the receive indication in the mailbox.

Upon receiving a receive indication containing the error status, the VR4120A takes appropriate action and discards the packet that caused the error. The types of reception errors are described below:

(1) Free buffer underflow

This error occurs if the free area in the free buffer is equal to or less than 48 bytes when a packet is received. When this error occurs, an A_RQU interrupt is generated. If the discarded cell is an intermediate cell or the last cell of the packet, reception of the packet is suspended. A receive indication reporting the free buffer underflow error is issued, and the RID bit in the VC table is set. The remaining cells of the packet, including the last cell, are discarded, and the RID bit is referenced. When the last cell is received, the RID bit is reset. If the cell discarded due to this error is the first cell of the packet, an A_RQU interrupt is generated and the RID bit is set. No receive indication, however, is issued.

(2) Max No. of bytes violation

This error occurs if the last cell of a packet has not been received when the number of cells received has reached the user-specified "Max. No. of bytes" When the next cell is received, the RID bit is set and a receive indication is issued. The subsequent cells of the packet, including the last cell, are discarded.

(3) CRC-32 error

This error occurs if the CRC-32 value does not match the CRC-32 value contained in the receive trailer when all of cell data in the packet has been received. If a check made on the trailer reveals that the received packet has both CRC-32 and "length" errors, the CRC-32 error is reported as the error status in the receive indication.

(4) "length" error

This error is reported if the "length" field contained in the receive trailer and the calculated packet length satisfy either of the following conditions:

("Number of received cells x 48 bytes" - ""length" value in the trailer") > 55 bytes

("Number of received cells x 48 bytes" - ""length" value in the trailer") < 8 bytes

(5) T1 time-out

This error occurs if the last cell of a packet has not been received even after the user-specified A_T1R time has elapsed since the first cell was received. When this error occurs, the RID bit is set and the remaining cells of the packet that caused this error, including the last cell, are discarded.

The table below lists the errors that can occur with any of the first cell, the immediate cells, and the last cell of a packet.

Error	When a cell is discarded	When a receive indication is issued	Handling of other cells after the error occurred
Free buffer underflow	The cell received when the size of the free buffer is insufficient is discarded.	Time at which transfer becomes impossible during segment transfer	The subsequent cells of the packet, including the last cell, are discarded.
MAX No. of Segments error	The cell received after MAX No. of Segments was reached is discarded.	Time at which the next cell is received after MAX No. of Segments was reached	The subsequent cells of the packet, including the last cell, are discarded.
T1 error	The cell received after the T1 time has elapsed is discarded.	Time at which T1 time has elapsed.	The subsequent cells of the packet, including the last cell, are discarded.

Table 4-4. Reception Errors That Can Occur During Packet Reception

Two or more errors may occur at the same time; however, only one is reported with a receive indication. The table below lists the error reporting priorities.

	Underflow	MAX error	CRC error	Length	T1 error
Underflow	-	Underflow	Underflow	Underflow	Underflow
MAX error	-	-	MAX error	MAX error	MAX error
CRC error	-	-	-	CRC error	CRC error
Length	-	-	-	-	Length
T1 error	-	-	-	-	-

Phase-out/Discontinued



4.8.4 Mailbox

ATM Cell Processor uses mailboxes as ring buffers in system memory. The structure of a mailbox and the defined addresses are as follows.


Mailbox start address (A_MSA[3:0]) Mailbox bottom address (A_MBA[3:0]) Mailbox write address (A_MWA[3:0]) Mailbox tail address (A_MTA[3:0]) :The start address of the mailbox

:The bottom address of the mailbox (address following the last address)

:The write pointer

:The tail address that has been read by the host and which is to be updated

Figure 4-35. Mailbox Structure



Upon writing an indication, increments the write pointer (A_MWA[3:0]), sets the MM bit for the corresponding mailbox in the A_GSR register, and issues an interrupt if it is not masked. When updating the write pointer (A_MWA[3:0]), ATM Cell Processor causes A_MWA[3:0] to jump to the start address (A_MSA[3:0]) if A_MWA[3:0] has reached the bottom address (A_MBA[3:0]). To read an indication, the VR4120A uses the read pointer (A_MTA[3:0]). A_MTA[3:0] is managed by the VR4120A: Each time the VR4120A reads an indication from the mailbox, it writes the address of the next indication to the read pointer (A_MTA[3:0]). If the write pointer (A_MWA[3:0]) points to the same address as that pointed to by the read pointer (A_MTA[3:0]), sets the MF bit of the A_GSR register that corresponds to the mailbox to indicate that the mailbox is full (the MF state), and issues an interrupt if it is not masked. Once the mailbox enters the MF state, ATM Cell Processor does not execute any commands.

Phase-out/Discontinued

CHAPTER 5 ETHERNET CONTROLLER

5.1 Overview

This section describes Ethernet Controller block. This Ethernet Controller block comprises of a 10/100 Mbps Ethernet MAC (Media Access Control), data transmit/receive FIFOs, DMA and internal bus interface.

The μ PD98501 implements 2-channel Ethernet Controller.

5.1.1 Features

- IEEE802.3/802.3u/802.3x Compliant:
 - 10/100 Mbps Ethernet MAC
 - Media Independent Interface (MII)
 - Flow Control
- Full duplex operation for 10 Mbps and 100 Mbps
- Address Filtering:
 - unicast
 - multicast
 - broadcast
- Statistics counters for management information
 - RMON
 - SNMP MIB
- Large independent receive and transmit FIFOs
- Direct Memory Access (DMA) with programmable burst size providing for low CPU utilization
- Internal Bus interface (IBUS): 32 bits @66 MHz

5.1.2 Block diagram of Ethernet controller block

The following list describes this block's hardware components, and **Figure 5-1** shows a block diagram of this block:

IBUS Interface	Data transfer is done through this IBUS interface between CPU and Ethernet Controller or memory and Ethernet Controller. This performance is approximately 2 Gbps (32 bits x 66 MHz). Also in this block, IBUS protocol operation is done [retry, disconnect and so on].
DMA Controller	DMA controller contains dual reception and transmission controller, which handle data transfers between memory and FIFOs. This DMA controller supports a byte alignment.
FIFO Controller	FIFO controller contains two independent FIFOs for reception and transmission. This controller supports automatic packet deletion on reception (after a collision or address filtering) and packet retransmission after a collision on transmission.
MAC Core	MAC Core is fully compliant with IEEE802.3, IEEE802.3u and IEEE802.3x.
MII I/O Buffer	MII I/O buffers are compliant IEEE802.3u and are connect to standard PHY device.






Figure 5-1. Block Diagram of Ethernet Controller



Registers of this block are categorized following four categories as shown in Table 5-1.

The VR4120A controls following registers.

The μ PD98501 has 2-channel Ethernet Controller, #1 controller's base address is 1000_2000H, #2 controller's base address is 1000_3000H.

Offset Address	Register Categories
1000_2000H:1000_213FH (Ethernet Controller #1),	MAC Control Registers
1000_3000H:1000_313FH (Ethernet Controller #2)	
1000_2140H:1000_21FFH (Ethernet Controller #1),	Statistics Counter Registers
1000_3140H:1000_31FFH (Ethernet Controller #2)	
1000_2200H:1000_2233H (Ethernet Controller #1),	DMA and FIFO Management Registers
1000_3200H:1000_3233H (Ethernet Controller #2)	
1000_2234H:1000_223FH (Ethernet Controller #1),	Interrupt and Configuration Registers
1000_3234H:1000_323FH (Ethernet Controller #2)	

Table 5-1. Ethernet Controller's Register Categories

5.2.1 Register map

5.2.1.1 MAC control registers

MAC Control Registers' map is shown in Table 5-2.

Table 5-2. MAC Control Register Map (1/2)

Offset Address	Register Name	R/W	Access	Description
1000_m000H	En_MACC1	R/W	W	MAC Configuration Register 1
1000_m004H	En_MACC2	R/W	W	MAC Configuration Register 2
1000_m008H	En_IPGT	R/W	W	Back-to-Back IPG Register
1000_m00CH	En_IPGR	R/W	W	Non Back-to-Back IPG Register
1000_m010H	En_CLRT	R/W	W	Collision Register
1000_m014H	En_LMAX	R/W	W	Max Packet Length Register
1000_m018H:	N/A	-	-	Reserved for future use
1000_m01CH				
1000_m020H	En_RETX	R/W	W	Retry Count Register
1000_m024H:	N/A	-	-	Reserved for future use
1000_m050H				
1000_m054H	En_LSA2	R/W	W	Station Address Register 2
1000_m058H	En_LSA1	R/W	W	Station Address Register 1
1000_m05CH	En_PTVR	R	W	Pause Timer Value Read Register
1000_m060H	N/A	-	-	Reserved for future use
1000_m064H	En_VLTP	R/W	W	VLAN Type Register
1000_m080H	En_MIIC	R/W	W	MII Configuration Register
1000_m084H:	N/A	-	-	Reserved for future use
1000_m090H				
1000_m094H	En_MCMD	W	W	MII Command Register
1000_m098H	En_MADR	R/W	W	MII Address Register
1000_m09CH	En_MWTD	R/W	W	MII Write Data Register
1000_m0A0H	En_MRDD	R	W	MII Read Data Register

Phase-out/Discontinued



Offset Address	Register Name	R/W	Access	Description
1000_m0A4H	En_MIND	R	W	MII Indicator Register
1000_m0A8H: 1000_m0C4H	N/A	-	-	Reserved for future use
1000_m0C8H	En_AFR	R/W	W	Address Filtering Register
1000_m0CCH	En_HT1	R/W	W	Hash Table Register 1
1000_m0D0H	En_HT2	R/W	W	Hash Table Register 2
1000_m0D4H:	N/A	-	-	Reserved for future use
1000_m0D8H				
1000_m0DCH	En_CAR1	R/W	W	Carry Register 1
1000_m0E0H	En_CAR2	R/W	W	Carry Register 2
1000_m0E4H:	N/A	-	-	Reserved for future use
1000_m012CH				
1000_m130H	En_CAM1	R/W	W	Carry Mask Register 1
1000_m134H	En_CAM2	R/W	W	Carry Mask Register 2
1000_m138H:	N/A	-	-	Reserved for future use
1000_m13CH				

Table 5-2. MAC Control Register Map (2/2)

Remarks 1. In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1: m = 2, n = 1,

Ethernet Controller #2: m = 3, n = 2

2. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- 3. All internal registers are 32-bit word-aligned registers.
- 4. The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 5. Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 6. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 7. In the "Access" filed,
 - "W" means that word access is valid,
 - "H" means that half word access is valid,
 - "B" means that byte access is valid.
- 8. Write access to the read-only register cause no error, but the write data is lost.
- 9. The CPU can access all internal registers, but IBUS master device cannot access them.

5.2.1.2 Statistics counter registers

MAC Control Block gathers statistical information about the receive and transmit operations from the statistics counters.

Each counter consists of 32-bit counter. When a counter overflow condition occurs, the corresponding bit of the En_CAR1 register or En_CAR2 register is set to a 1, and it will generate an interrupt. The interrupt can be masked by setting the bits of En_CAM1 register or En_CAM2 register.

A moment is required to complete the updating of all statistics counters after the change of the status vector (TSV or RSV) because of the count operation.



En_RBYT	R/W		
	H/ VV	W	Receive Byte Counter
En_RPKT	R/W	W	Receive Packet Counter
En_RFCS	R/W	W	Receive FCS Error Counter
En_RMCA	R/W	W	Receive Multicast Packet Counter
En_RBCA	R/W	W	Receive Broadcast Packet Counter
En_RXCF	R/W	W	Receive Control Frame Packet Counter
En_RXPF	R/W	W	Receive PAUSE Frame Packet Counter
En_RXUO	R/W	W	Receive Unknown OP code Counter
En_RALN	R/W	W	Receive Alignment Error Counter
En_RFLR	R/W	W	Receive Frame Length Out of Range Counter
—	R/W	w	Receive Code Error Counter
	R/W	w	Receive False Carrier Counter
—		W	Receive Undersize Packet Counter
			This counter is incremented each time a frame is received
			which is less than 64 bytes in length and contains a valid
			FCS.
En_ROVR	R/W	W	Receive Oversize Packet Counter
_			This counter is incremented each time a frame is received
			which exceeds 1518 bytes length and contains a valid FCS.
En_RFRG	R/W	W	Receive Error Undersize Packet Counter
			This counter is incremented each time a frame is received
			which is less than 64 bytes in length and contains a invalid
			FCS, includes alignment error.
En_RJBR	R/W	W	Receive Error Oversize Packet Counter
			This counter is incremented each time a frame is received
			which exceeds 1518 bytes length and contains an invalid FCS
			or includes an alignment error.
En_R64	R/W	W	Receive 64 Byte Frame Counter
			This counter is incremented for each good or bad frame
			received which is 64 bytes in length.
En_R127	R/W	W	Receive 65 to 127 Byte Frame Counter
			This counter is incremented for each good or bad frame
			received which is 65 to 127 bytes in length.
En_R255	R/W	W	Receive 128 to 255 Byte Frame Counter
			This counter is incremented for each good or bad frame
			received which is 128 to 255 bytes in length.
En_R511	R/W	W	Receive 256 to 511 Byte Frame Counter
			This counter is incremented for each good or bad frame
			received which is 256 to 511 bytes in length.
En_R1K	R/W	W	Receive 512 to 1023 Byte Frame Counter
			This counter is incremented for each good or bad frame
		14/	received which is 512 to 1023 bytes in length.
En_HMAX	H/W	vv	Receive Over 1023 Byte Frame Counter
			This counter is incremented for each good or bad frame
	DAM	14/	received which is over 1023 bytes in length.
	r1/ VV	vv	Receive Valid Byte Counter
			This counter is incremented by the byte count of each valid packet received.
	En_RBCA En_RXCF En_RXPF En_RXUO En_RALN En_RFLR En_RCDE En_RCDE En_RFCR En_RUND En_ROVR En_RFRG En_RFRG En_RFRG En_R64 En_R127	En_RBCA R/W En_RXCF R/W En_RXPF R/W En_RXUO R/W En_RXUO R/W En_RALN R/W En_RALN R/W En_RCDE R/W En_RCDE R/W En_RCDE R/W En_RCDE R/W En_RFCR R/W En_ROVR R/W En_RSOVR R/W <tr< td=""><td>En_RBCA R/W W En_RXCF R/W W En_RXPF R/W W En_RXUO R/W W En_RALN R/W W En_RCDE R/W W En_RCDE R/W W En_RCR R/W W En_ROVR R/W W En_ROVR R/W W En_RABR R/W W En_RABR R/W W En_RAG4 R/W W En_R127 R/W W En_R255 R/W W En_R511 R/W W En_R1K R/W W</td></tr<>	En_RBCA R/W W En_RXCF R/W W En_RXPF R/W W En_RXUO R/W W En_RALN R/W W En_RCDE R/W W En_RCDE R/W W En_RCR R/W W En_ROVR R/W W En_ROVR R/W W En_RABR R/W W En_RABR R/W W En_RAG4 R/W W En_R127 R/W W En_R255 R/W W En_R511 R/W W En_R1K R/W W

Table 5-3. Statistics Counter Register Map (1/2)



Offset Address	Register Name	R/W	Access	Description
1000_m19CH: 1000_m1BCH	N/A	-		Reserved for future use
1000_m1C0H	En_TBYT	R/W	W	Transmit Byte Counter
1000_m1C4H	En_TPCT	R/W	W	Transmit Packet Counter
1000_m1C8H	En_TFCS	R/W	W	Transmit CRC Error Packet Counter
1000_m1CCH	En_TMCA	R/W	W	Transmit Multicast Packet Counter
1000_m1D0H	En_TBCA	R/W	W	Transmit Broadcast Packet Counter
1000_m1D4H	En_TUCA	R/W	W	Transmit Unicast Packet Counter
1000_m1D8H	En_TXPF	R/W	W	Transmit PAUSE control Frame Counter
1000_m1DCH	En_TDFR	R/W	W	Transmit Single Deferral Packet Counter
1000_m1E0H	En_TXDF	R/W	W	Transmit Excessive Deferral Packet Counter
1000_m1E4H	En_TSCL	R/W	W	Transmit Single Collision Packet Counter
1000_m1E8H	En_TMCL	R/W	W	Transmit Multiple collision Packet Counter
1000_m1ECH	En_TLCL	R/W	W	Transmit Late Collision Packet Counter
1000_m1F0H	En_TXCL	R/W	W	Transmit Excessive Collision Packet Counter
1000_m1F4H	En_TNCL	R/W	W	Transmit Total Collision Counter
1000_m1F8H	En_TCSE	R/W	W	Transmit Carrier Sense Error Counter
				This counter is incremented for each frame transmitted which
				carrier sense error occurs during transmission.
1000_m1FCH	En_TIME	R/W	W	Transmit Internal MAC Error Counter
				This counter is incremented for each frame transmitted in
				which an internal MAC error occurs during transmission.

Table 5-3. Statistics Counter Register Map (2/2)

Remarks 1. In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1: m = 2, n = 1, Ethernet Controller #2: m = 3, n = 2

2. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- 3. All internal registers are 32-bit word-aligned registers.
- 4. The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 5. Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 6. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 7. In the "Access" filed,
 - "W" means that word access is valid,
 - "H" means that half word access is valid,
 - "B" means that byte access is valid.
- 8. Write access to the read-only register cause no error, but the write data is lost.
- 9. The CPU can access all internal registers, but IBUS master device cannot access them.



5.2.1.3 DMA and FIFO management registers

These registers control to transfer receive and transmit data by internal DMAC of this block.

Offset Address	Register Name	R/W	Access	Description
1000_m200H	En_TXCR	R/W	W	Transmit Configuration Register
1000_m204H	En_TXFCR	R/W	W	Transmit FIFO Control Register
1000_m208H: 1000_m210H	N/A	-	-	Reserved for future use
1000_m214H	En_TXDPR	R/W	W	Transmit Descriptor Register
1000_m218H	En_RXCR	R/W	W	Receive Configuration Register
1000_m21CH	En_RXFCR	R/W	W	Receive FIFO Control Register
1000_m220H: 1000_m228H	N/A	-	-	Reserved for future use
1000_m22CH	En_RXDPR	R/W	W	Receive Descriptor Register
1000_m230H	En_RXPDR	R/W	W	Receive Pool Descriptor Register

Table 5-4. DMA and FIFO Management Registers Map	Table 5-4.	DMA and FIFC) Management	Registers Map
--	------------	--------------	--------------	---------------

Remarks 1. In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1: m = 2, n = 1,

Ethernet Controller #2: m = 3, n = 2

2. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- 3. All internal registers are 32-bit word-aligned registers.
- 4. The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- **5.** Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 6. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 7. In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- 8. Write access to the read-only register cause no error, but the write data is lost.
- 9. The CPU can access all internal registers, but IBUS master device cannot access them.



5.2.1.4 Interrupt and configuration registers

These register control interrupt occur and configuration for this block.

Table 5-5. Interrupt and Configuration Registers Map

Offset Address	Register Name	R/W	Access	Description
1000_m234H	En_CCR	R/W	W	Configuration Register
1000_m238H	En_ISR	RC	W	Interrupt Service Register
1000_m23CH	En_MSR	R/W	W	Mask Service Register

Remarks 1. In the "Offset Address" field and in the "Register Name" field,

Ethernet Controller #1: m = 2, n = 1,

Ethernet Controller #2: m = 3, n = 2

2. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

3. All internal registers are 32-bit word-aligned registers.

4. The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 5. Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 6. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 7. In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- 8. Write access to the read-only register cause no error, but the write data is lost.
- 9. The CPU can access all internal registers, but IBUS master device cannot access them.



5.2.2 En_MACC1 (MAC Configuration Register 1)

Bits	Field	R/W	Default	Description
31:12	Reserved	R/W	0	Reserved for future use. Write 0s.
11	TXFC	R/W	0	Transmit flow control enable:
				Setting this bit to a '1' enables to transmit the pause control frame.
10	RXFC	R/W	0	Receive flow control enable:
				Setting this bit to a '1' enables MAC Control Block to execute PAUSE
				operation for the pause time on the setting of the pause timer. The setting of
				the pause timer must be updated every time a valid PAUSE control frame is
				received regardless of the setting of this bit.
9	SRXEN	R/W	0	Receive enable:
				Setting this bit to a '1' enables the function of the MAC Address field filtering.
8	PARF	R/W	0	Control packet pass:
				Setting this bit to a '1' allows MAC Control Block to check for all received
				packets including control frames. When this bit is set to a '0', MAC control
				block does not check the reception of a control frame.
7	PUREP	R/W	0	Pure preamble:
				Setting this bit to a '1' allows the recognition of start of a new packet only
				when a pure preamble ("0101" only) is captured.
6	FLCHT	R/W	0	Length field check:
				When this bit is set to a '1', MAC Control Block compares the length field
				value in the packet to the actual packet length, and indicates the result in the
				status vector. When this bit is set 0, MAC does not check the Frame length
				field.
5	NOBO	R/W	0	No Back Off:
				When this bit is set to a '1', MAC Control Block always transmits the packet
				with no back off operation.
4	Reserved	-	-	Reserved for future use. Write a 0.
3	CRCEN	R/W	0	CRC append enable:
				Setting this bit to a '1' enables MAC to append calculated CRC code to the
				end of transmitted packet automatically.
2	PADEN	R/W	0	PAD append enable:
				Setting this bit to a '1' enables MAC control block to append PAD when the
				transmitted packet length is less than 64 octets because the input data (TPD)
				length is less than 60 bytes before appending the CRC.
1	FULLD	R/W	0	Full duplex enable:
			-	Setting this bit to a '1' enables the full duplex operation.
0	HUGEN	R/W	0	Large packet enable:
				Setting this bit to a '1' enables MAC to transmit and receive a packet of which
				length is over the value of En_LMAX register.



5.2.3 En_MACC2 (MAC Configuration Register 2)

Bits	Field	R/W	Default	Description
31:11	Reserved	R/W	0	Reserved for future use. Write 0s.
10	MCRST	R/W	0	MAC Control Block software reset:
				Setting this bit to a '1' forces MAC Control Block to a software reset
				operation.
				In order to complete the software reset state, this bit needs to be cleared.
9	RFRST	R/W	0	Receive Function Block software reset:
				Setting this bit to a '1' forces the Receive Function Block to a software reset
				operation. In order to complete the software reset, this bit needs to be cleared.
8	TFRST	R/W	0	Transmit Function Block software reset:
	-		-	Setting this bit to a '1' forces Transmit Function Block to a software reset
				operation. In order to complete the software reset, this bit needs to be
				cleared.
7	Reserved	R/W	0	Reserved for future use. Write a 0.
6	BPNB	R/W	0	Back Pressure No Back Off:
				When this bit is set to a '1', MAC Control Block transmits the packet with no
				back off operation after the back pressure operation only.
5	APD	R/W	0	Auto VLAN PAD:
				When this bit is set to a '1', if the ETPID field in the current transmit packet is
				equal to the value in the En_VLTP register, MAC pads the current packet as
				a VLAN packet when the current packet should be padded.
4	VPD	R/W	0	VLAN PAD mode:
				When this bit is set to a '1', MAC Control Block always pads the current
				packet as a VLAN packet when the current packet should be padded.
3:0	Reserved	R/W	0	Reserved for future use. Write 0s.

5.2.4 En_IPGT (Back-to-Back IPG Register)

Bits	Field	R/W	Default	Description
31:7	Reserved	R/W	0	Reserved for future use. Write 0s.
6:0	IPGT	R/W	13H	Back-to-Back IPG:
				This field sets IPG for transmit operation with back-to-back mode.
				The formula for the Back-to-Back IPG is:
				$IPG = (5 + IPGT) \times 4$ bits time

5.2.5 En_IPGR (Non Back-to-Back IPG Register)

Bits	Field	R/W	Default	Description
31:15	Reserved	R/W	0	Reserved for future use. Write 0s.
14:8	IPGR1	R/W	0EH	Carrier sense time: This field sets the carrier sense time when the transmit operation is executed in non Back-to-Back mode. The formula for the carrier sense time is: Carrier sense time = $(2 + IPGR1) \times 4$ bits time The carrier sense time defined in this field is included in the non Back-to- Back IPG defined in the IPGR2 field.
7	Reserved	-	-	Reserved for future use. Write a 0.
6:0	IPGR2	R/W	13H	Non Back-To-Back IPG: This field sets IPG for transmit operation with non Back-to-Back mode. The formula for the non Back-to-Back IPG is: $IPG = (5 + IPGR2) \times 4$ bits time



5.2.6 En_CLRT (Collision Register)

Bits	Field	R/W	Default	Description
31:14	Reserved	R/W	0	Reserved for future use. Write 0s.
13:8	LCOL	R/W	38H	Late collision window:
				This field sets collision window size.
				The formula for the collision window size is:
				collision window size = $(LCOL + 8) \times 8$ bits time
7:4	Reserved	R/W	0	Reserved for future use. Write 0s.
3:0	RETRY	R/W	0FH	Maximum number of retry:
				This field sets the maximum number of retries during the transmission. If a
				retry occurs beyond this value, the current transmission is aborted.

5.2.7 En_LMAX (Maximum Packet Length Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15:0	MAXF	R/W	600H	Maximum packet length:
				This field sets the maximum length of transmit and receive packet by the
				octet when HUGEN bit in En_MACC1 register is set to a '0'.
				Receive: If the current receive packet length is greater than the value of
				MAXF, MAC Control Block terminates the reception.
				Transmit: If the current transmit packet length is greater than the value of
				MAXF, MAC Control Block aborts the transmission.

5.2.8 En_RETX (Retry Count Register)

Bits	Field	R/W	Default	Description
31:4	Reserved	R/W	0	Reserved for future use. Write 0s.
3:0	RETX	R/W	0	Retry counter:
				This field indicates the number of the retries during the current transmission.

5.2.9 En_LSA2 (Station Address Register 2)

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15:0	LSA2	R/W	0	Station address SA (47:32). Please refer to 5.3.6.

5.2.10 En_LSA1 (Station Address Register 1)

Bits	Field	R/W	Default	Description
31:0	LSA1	R/W	0	Station address SA (31:0): This field sets the station address. The station address: SA (47:0) is used by the MAC Control Block as the source address in the PAUSE control frame, and used for the comparison with the destination address of a received packet. Please refer to 5.3.6 .



5.2.11 En_PTVR (Pause Timer Value Read Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	R	0	Reserved for future use.
15:0	PTCT	R	0	Pause timer counter:
				This field indicates the current pause timer value.

5.2.12 En_VLTP (VLAN Type Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15:0	VLTP	R/W	0	VLAN type:
				This field sets ETPID value.
				Receive: MAC Control Block detects a VLAN frame by comparing this field
				with the ETPID field in a received packet.
				Transmit: If APD bit in En_MACC2 register is set to a '1' and the ETPID field
				in the current transmit packet is equal to the value in this field, MAC pads as
				a VLAN packet when the current packet should be padded.

5.2.13 En_MIIC (MII Configuration Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15	MIRST	R/W	0	MII Management Interface Block software reset:
				Setting this bit to a '1' forces the MII Management Interface Block to transit to
				a software reset operation. In order to complete the software reset, this bit
				needs to be cleared.
14:4	Reserved	R/W	0	Reserved for future use. Write 0s.
3:2	CLKS	R/W	0	Select frequency range:
				This field sets the frequency range of the internal clock.
				MDC is generated by dividing down the internal clock and the clock division
				is set by these bits. The settings of these bits are:
				00: the internal clock is equal to 25 MHz
				01: the internal clock is less than or equal to 33 MHz
				10: the internal clock is less than or equal to 50 MHz
				11: the internal clock is less than or equal to 66 MHz (normal case)
				MDC is set less than or equal to 2.5MHz. by the setting of this bits.
1:0	Reserved	R/W	0	Reserved for future use. Write 0s.

5.2.14 En_MCMD (MII Command Register)

Bits	Field	R/W	Default	Description
31:2	Reserved	W	0	Reserved for future use. Write 0s.
1	SCANC	W	0	SCAN command:
				When this bit is set to a '1', MAC Control Block executes the SCAN
				command.
0	RSTAT	W	0	MII management read:
				When this bit is set to a '1', MAC Control Block executes the read access
				through MII management interface.



5.2.15 En_MADR (MII Address Register)

Bits	Field	R/W	Default	Description
31:13	Reserved	R/W	0	Reserved for future use. Write 0s.
12:8	FIAD	R/W	0	MII PHY address:
				This field sets PHY address to be selected during the management access.
7:5	Reserved	R/W	0	Reserved for future use. Write 0s.
4:0	RGAD	R/W	0	MII register address:
				This field sets register address to be accessed during the management
				access.

5.2.16 En_MWTD (MII Write Data Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15:0	CTLD	R/W	0	MII write data:
				This field sets the MII management write data for write access through the
				MII management interface.

5.2.17 En_MRDD (MII Read Data Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	R	0	Reserved for future use.
15:0	CTLD	R	0	MII read data:
				This field indicates the MII management read data for read access through
				the MII management interface.

5.2.18 En_MIND (MII Indicate Register)

Bits	Field	R/W	Default	Description
31:3	Reserved	R	0	Reserved for future use.
2	NVALID	R	0	SCAN command start status:
				This bit is set to a '1' when SCANC bit in En_MCMD register is set to 1.
				When the first read access using the SCAN command is completed, this bit
				is cleared.
1	SCANA	R	0	SCAN command active:
				This bit is set to a '1' while SCANC bit in En_MCMD register is set to 1.
0	BUSY	R	0	BUSY:
				This bit indicates that the MAC Control Block is executing a management
				access to a external PHY device through the MII management interface. This
				bit is set to a '1' during the management access.



5.2.19 En_AFR (Address Filtering Register)

Bits	Field	R/W	Default	Description
31:4	Reserved	R/W	0	Reserved for future use. Write 0s.
3	PRO	R/W	0	Promiscuous mode: When this bit is set to a '1', all receive packets are accepted. Please refer to 5.3.6 .
2	PRM	R/W	0	Accept Multicast: When this bit is set to a '1', all multicast packets are accepted. Please refer to 5.3.6 .
1	AMC	R/W	0	Accept Multicast (qualified): When this bit is set to a '1', multicast packets that match the conditions using hash table are accepted. Please refer to 5.3.6 .
0	ABC	R/W	0	Accept Broadcast: When this bit is set to a '1', all broadcast packets are accepted. Please refer to 5.3.6 .

5.2.20 En_HT1 (Hash Table Register 1)

Bits	Field	R/W	Default	Description
31:0	HT1	R/W	0	Hash table 1:
				This register is used with the HT2 register as the hash table. It is used for
				detection of qualified multicast packets. This register sets the upper 32 bits of
				the hash table, HT (63:32). Please refer to 5.3.6.

5.2.21 En_HT2 (Hash Table Register 2)

Bits	Field	R/W	Default	Description
31:0	HT2	R/W	0	Hash table 2:
				This register is used with the HT1 register as the hash table. It is used for
				detection of qualified multicast packets. This register sets the lower 32 bits of
				the hash table, HT (31:0). Please refer to 5.3.6.



5.2.22 En_CAR1 (Carry Register 1)

The bits of this register indicate that an overflow event has occurred in statistics counters. Each bit corresponds to a counter, and the bit is set to a '1' when the corresponding statistics counter overflow event occurs.

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15	C1VT	R/W	0	En_RVBT counter carry bit
14	C1UT	R/W	0	En_TUCA counter carry bit
13	C1BT	R/W	0	En_TBCA counter carry bit
12	C1MT	R/W	0	En_TMCA counter carry bit
11	C1PT	R/W	0	En_TPCT counter carry bit
10	C1TB	R/W	0	En_TBYT counter carry bit
9	C1MX	R/W	0	En_RMAX counter carry bit
8	C11K	R/W	0	En_R1K counter carry bit
7	C1FE	R/W	0	En_R511 counter carry bit
6	C1TF	R/W	0	En_R255 counter carry bit
5	C1OT	R/W	0	En_R127 counter carry bit
4	C1SF	R/W	0	En_R64 counter carry bit
3	C1BR	R/W	0	En_RBCA counter carry bit
2	C1MR	R/W	0	En_RMCA counter carry bit
1	C1PR	R/W	0	En_RPKT counter carry bit
0	C1RB	R/W	0	En_RBYT counter carry bit



5.2.23 En_CAR2 (Carry Register 2)

The bits of this register indicate that an overflow event has occurred in statistics counters. Each bit corresponds to a counter, and the bit is set to a '1' when the corresponding statistics counter overflow event occurs.

Bits	Field	R/W	Default	Description
31	C2XD	R/W	0	Status vector overrun bit
30:23	Reserved	R/W	0	Reserved for future use. Write 0s.
22	C2IM	R/W	0	En_TIME counter carry bit
21	C2CS	R/W	0	En_TCSE counter carry bit
20	C2BC	R/W	0	En_TNCL counter carry bit
19	C2XC	R/W	0	En_TXCL counter carry bit
18	C2LC	R/W	0	En_TLCL counter carry bit
17	C2MC	R/W	0	En_TMCL counter carry bit
16	C2SC	R/W	0	En_TSCL counter carry bit
15	C2XD	R/W	0	En_TXDF counter carry bit
14	C2DF	R/W	0	En_TDFR counter carry bit
13	C2XF	R/W	0	En_TXPF counter carry bit
12	C2TE	R/W	0	En_TFCS counter carry bit
11	C2JB	R/W	0	En_RJBR counter carry bit
10	C2FG	R/W	0	En_RFRG counter carry bit
9	C2OV	R/W	0	En_ROVR counter carry bit
8	C2UN	R/W	0	En_RUND counter carry bit
7	C2FC	R/W	0	En_RFCR counter carry bit
6	C2CD	R/W	0	En_RCDE counter carry bit
5	C2FO	R/W	0	En_RFLR counter carry bit
4	C2AL	R/W	0	En_RALN counter carry bit
3	C2UO	R/W	0	En_RXUO counter carry bit
2	C2PF	R/W	0	En_RXPF counter carry bit
1	C2CF	R/W	0	En_RXCF counter carry bit
0	C2RE	R/W	0	En_RFCS counter carry bit



5.2.24 En_CAM1 (Carry Register 1 Mask Register)

This register masks the Interrupt that is generated from the setting of the bits in the En_CAR1 register. Each mask bit can be enabled independently.

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15	M1VT	R/W	0	En_RVBT counter carry mask bit
14	M1UT	R/W	0	En_TUCA counter carry mask bit
13	M1BT	R/W	0	En_TBCA counter carry mask bit
12	M1MT	R/W	0	En_TMCA counter carry mask bit
11	M1PT	R/W	0	En_TPCT counter carry mask bit
10	M1TB	R/W	0	En_TBYT counter carry mask bit
9	M1MX	R/W	0	En_RMAX counter carry mask bit
8	M11K	R/W	0	En_R1K counter carry mask bit
7	M1FE	R/W	0	En_R511 counter carry mask bit
6	M1TF	R/W	0	En_R255 counter carry mask bit
5	M1OT	R/W	0	En_R127 counter carry mask bit
4	M1SF	R/W	0	En_R64 counter carry mask bit
3	M1BR	R/W	0	En_RBCA counter carry mask bit
2	M1MR	R/W	0	En_RMCA counter carry mask bit
1	M1PR	R/W	0	En_RPKT counter carry mask bit
0	M1RB	R/W	0	En_RBYT counter carry mask bit



5.2.25 En_CAM2 (Carry Register 2 Mask Register)

This register masks the Interrupt that is generated from the setting of the bits in the En_CAR2 register. Each mask bit can be enabled independently.

Bits	Field	R/W	Default	Description
31	M2XD	R/W	0	Status vector overrun mask bit
30:23	Reserved	R/W	0	Reserved for future use. Write 0s.
22	M2IM	R/W	0	En_TIME counter carry mask bit
21	M2CS	R/W	0	En_TCSE counter carry mask bit
20	M2BC	R/W	0	En_TNCL counter carry mask bit
19	M2XC	R/W	0	En_TXCL counter carry mask bit
18	M2LC	R/W	0	En_TLCL counter carry mask bit
17	M2MC	R/W	0	En_TMCL counter carry mask bit
16	M2SC	R/W	0	En_TSCL counter carry mask bit
15	M2XD	R/W	0	En_TXDF counter carry mask bit
14	M2DF	R/W	0	En_TDFR counter carry mask bit
13	M2XF	R/W	0	En_TXPF counter carry mask bit
12	M2TE	R/W	0	En_TFCS counter carry mask bit
11	M2JB	R/W	0	En_RJBR counter carry mask bit
10	M2FG	R/W	0	En_RFRG counter carry mask bit
9	M2OV	R/W	0	En_ROVR counter carry mask bit
8	M2UN	R/W	0	En_RUND counter carry mask bit
7	M2FC	R/W	0	En_RFCR counter carry mask bit
6	M2CD	R/W	0	En_RCDE counter carry mask bit
5	M2FO	R/W	0	En_RFLR counter carry mask bit
4	M2AL	R/W	0	En_RALN counter carry mask bit
3	M2UO	R/W	0	En_RXUO counter carry mask bit
2	M2PF	R/W	0	En_RXPF counter carry mask bit
1	M2CF	R/W	0	En_RXCF counter carry mask bit
0	M2RE	R/W	0	En_RFCS counter carry mask bit

5.2.26 En_TXCR (Transmit Configuration Register)


Bits	Field	R/W	Default	Description
31	TXE	R/W	0	Transmit Enable:
				0: Disable
				1: Enable
30:19	Reserved	R/W	0	Reserved for future use. Write 0s.
18:16	DTBS	R/W	0	DMA Transmit Burst Size:
	[2:0]			000: 1 Word (4 bytes)
				001: 2 Words (8 bytes)
				010: 4 Words (16 bytes)
				011: 8 Words (32 bytes)
				100: 16 Words (64 bytes)
				101: 32 Words (128 bytes)
				110: 64 Words (256 bytes)
				111: Reserved for future use
15:1	Reserved	R/W	0	Reserved for future use. Write 0s.
0	AFCE	R/W	0	Auto Flow Control Enable:
				0: Disable
				1: Enable



5.2.27 En_TXFCR (Transmit FIFO Control Register)

Bits	Field	R/W	Default	Description
31:16	TPTV	R/W	FFFFH	Transmit Pause Timer Value:
15:10	TX_DRTH	R/W	10H	Transmit Drain Threshold Level: This threshold is enable to the transmit data to the MAC Control Block form the Tx-FIFO. If the transfer data is not completed by DMAC and the buffer empty pointer exceed this pointer, this MAC Control Block sends an Abort Packet. Please see the Figure 5-2 . This is a word pointer.
9:8	Reserved	R/W	0	Reserved for future use. Write 0s.
7:2	TX_FRTH	R/W	30H	Transmit Fill Threshold Level: This threshold is enable to transmit data to the FIFO from the internal bus through the DMAC of this block. Please see the Figure 5-2 . This is a word pointer.
1:0	Reserved	R/W	0	Reserved for future use. Write 0s.

Figure 5-2. Tx FIFO Control Mechanism





5.2.28 En_TXDPR (Transmit Descriptor Pointer)

Bits	Field	R/W	Default	Description
31:2	XMTDP	R/W	0	Transmit Descriptor
				Please see the Section 5.3.4
1:0	Reserved	R/W	0	Reserved for future use. Write 0s.

5.2.29 En_RXCR (Receive Configuration Register)


Bits	Field	R/W	Default	Description
31	RXE	R/W	0	Receive Enable:
				0: Disable
				1: Enable
30:19	Reserved	R/W	0	Reserved for future use. Write 0s.
18:16	DRBS	R/W	0	DMA Receive Burst Size:
	[2:0]			000: 1 word (4 bytes)
				001: 2 words (8 bytes)
				010: 4 words (16 bytes)
				011: 8 words (32 bytes)
				100: 16 words (64 bytes)
				101: 32 words (128 bytes)
				110: 64 words (256 bytes)
				111: Reserved for future use
15:0	Reserved	R/W	0	Reserved for future use. Write 0s.



5.2.30 En_RXFCR (Receive FIFO Control Register)

Bits	Field	R/W	Default	Description
31:26	UWM	R/W	30H	Upper Water Mark:
	[7:2]			This pointer is used with Auto Flow Control Enable bit in En_TXCR. When
				the receiving data fill level exceeds this pointer, the transmit module
				generates a flow control frame automatically.
25:24	Reserved	R/W	0	Reserved for future use. Write 0s.
23:18	LWN	R/W	10H	Lower Water Mark:
	[7:2]			
17:8	Reserved	R/W	0	Reserved for future use. Write 0s.
7:2	RX_DRTH	R/W	10H	Receive Drain Threshold Level
				This threshold is enable to the transmit data to the IBUS via internal DMAC
				form the FIFO. Please see the Figure 5-3. This pointer is a word pointer.
1:0	Reserved	R/W	0	Reserved for future use. Write 0s.

Figure 5-3. Rx FIFO Control Mechanism



5.2.31 En_RXDPR (Receive Descriptor Pointer)

Bits	Field	R/W	Default	Description
31:2	RCVDP	R/W	0	Receive Descriptor Pointer:
				Please see the Section 5.3.5.
1:0	Reserved	R/W	0	Reserved for future use. Write 0s.



5.2.32 En_RXPDR (Receive Pool Descriptor Pointer)

Bits	Field	R/W	Default	Description
31	Reserved	R/W	0	Reserved for future use. Write a 0.
30:28	AL[2:0]	R/W	0	Alert Level
27:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15:0	RNOD	R/W	0	Remaining Number of Descriptor
	[15:0]			

5.2.33 En_CCR (Configuration Register)

Bits	Field	R/W	Default	Description
31:1	Reserved	R/W	0	Reserved for future use. Write 0s.
0	SRT	R/W	0	Software Reset

5.2.34 En_ISR (Interrupt Service Register)

Bits	Field	R/W	Default	Description
31:16	Reserved	RC	0	Reserved for future use.
15	XMTDN	RC	0	Transmit Done
14	TBDR	RC	0	Transmit Buffer Descriptor Request at Null
13	TFLE	RC	0	Transmit Frame Length Exceed
12	UR	RC	0	Underrun
11	TABR	RC	0	Transmit Aborted
10	TCFRI	RC	0	Control Frame Transmit
9:8	Reserved	RC	0	Reserved for future use.
7	RCVDN	RC	0	Receive Done
6	RBDRS	RC	0	Receive Buffer Descriptor Request at alert level
5	RBDRU	RC	0	Receive Buffer Descriptor Request at zero
4	OF	RC	0	Overflow
3	LFAL	RC	0	Link Failed
2:1	Reserved	RC	0	Reserved for future use.
0	CARRY	RC	0	Carry Flag:
				CARRY indicates an overflow of the statistics counters



5.2.35 En_MSR (Mask Service Register)

Each interrupt source is maskable. En_MSR register shows which interrupts are enable. Default value is all "0" which means all interrupt sources are disable.

Bits	Field	R/W	Default	Description
31:16	Reserved	R/W	0	Reserved for future use. Write 0s.
15	XMTDN	R/W	0	Transmit Done
14	TBDR	R/W	0	Transmit Buffer Descriptor Request at Null
13	TFLE	R/W	0	Transmit Frame Length Exceed
12	UR	R/W	0	Underrun
11	TABR	R/W	0	Transmit Aborted
10	TCFRI	R/W	0	Control Frame Transmit
9:8	Reserved	R/W	0	Reserved for future use. Write 0s.
7	RCVDN	R/W	0	Receive Done
6	RBDRS	R/W	0	Receive Buffer Descriptor Request at alert level
5	RBDRU	R/W	0	Receive Buffer Descriptor Request at zero
4	OF	R/W	0	Overflow
3	LFAL	R/W	0	Link Failed
2:1	Reserved	R/W	0	Reserved for future use. Write 0s.
0	CARRY	R/W	0	Carry Flag:
				CARRY indicates an overflow of the statistics counters



5.3 Operation


5.3.1 Initialization


After a power on reset or a software reset, VR4120A has to set the following registers:

- i) Interrupt Mask Registers
- ii) Configuration Registers
- iii) MII Management Registers
- iv) Pool/Buffer Descriptor Registers

5.3.2 Buffer structure for Ethernet Controller block

The data buffer structure for Ethernet Controller is shown in Figure 5-4.







5.3.3 Buffer descriptor format

The Transmit Descriptor format is shown in Figure 5-5 and the description is shown in Table 5-6.

Figure 5-5. Transmit Descriptor Format





Table 5-6. Attribute for Transmit Descriptor

Attribute & Size	Bit Name	Status
31	L	Last Descriptor
30	D/L	Data Buffer / Link Pointer
29	OWN	Owner 1:Ethernet Controller 0: VR4120A
		Ethernet Controller sets this bit after it began to transfer
		data into each descriptor.
28	DBRE	Data Buffer Read Error
27	TUDR	Transmit Underrun Error
26	CSE	Carrier Sense Lost Error
25	LCOL	Late Collision
24	ECOL	Excessive Collision
23	EDFR	Excessive Deferral
22:19	-	Reserved for future use. Write 0s.
18	TGNT	Transmit Giant Frame
17	-	Reserved for future use. Write 0s.
16	ток	Transmit OK
15:0	SIZE	Transmit Byte Count

The Receive Descriptor format is shown in Figure 5-6 and the description is shown in Table 5-7.

Figure 5-6. Receive Descriptor Format





Attribute & Size	Bit Name	Status
31	L	Last Descriptor
30	D/L	Data Buffer / Link Pointer
29	OWN	Owner bit 1:Ethernet Controller 0: VR4120A
		Ethernet Controller sets this bit after it began to transfer
		data into each descriptor.
28	DBWE	Data Buffer Write Error
27:25	FTYP	Frame Type[2:0]:
		000 Broadcast Frame
		001 Multicast Frame
		010 Unicast Frame
		011 VLAN Frame
		100 PAUSE control frame
		101 Control Frame (except pause)
		11x Reserved for future use
24	OVRN	Overrun Error
23	0	Reserved for future use.
22	0	Reserved for future use.
21	RCV	Detects RXER
20	FC	False Carrier
19	CRCE	CRC Error
18	FAE	Frame Alignment Error
17	RFLE	Receive Frame Length Error
16	RXOK	Receive OK
15:0	SIZE	Receive Byte Count

Table 5-7. Attribute for Receive Descriptor

Remark RUNT packet: less than 64 bytes packet with a good FCS

FRAGMENT packet: less than 64 bytes packet with either a bad FCS or a bad FCS with an alignment error

Dribble Error: When a dribble error is occurred, both of RXOK and FAD will be set.

5.3.4 Frame transmission

The transmitter is designed to work with almost no intervention from the VR4120A. Once the VR4120A enables the transmitter by setting the Transmit Descriptor Pointer Register (En_TXDPR) and the Transmit Enable (TXE), Ethernet Controller fetches the first Transmit Data Buffer from Buffer Descriptor.

When the drain threshold level of the transmit FIFO was over, the MAC Controller Block transmit logic will start transmitting the preamble sequence, the start frame delimiter, and then the frame information. However, the controller defers the transmission if the line is busy (carrier sense is active). Before transmitting, the controller has to wait for carrier sense to become inactive. Once carrier sense is inactive, the controller determines if carrier sense stays inactive for IPGR1 bit time in En_IPGR register. If so, then the transmission begins after waiting an additional IPGR2 – IPGR1 bit times (i.e., IPG is generally 96 bit times).

If a collision occurs during the transmit frame, Ethernet Controller follows the specified back-off procedures and attempts to re-transmit the frame until the retry limit threshold is reached (RETRY in En_CLRT register). Ethernet Controller holds the first 64 bytes of the transmit frame in the transmit FIFO, so that Ethernet Controller does not have to be retrieved from system memory in case of a collision. This improves bus utilization and latency.

When Ethernet Controller reads the Transmit Buffer Descriptor, and it shows the end of data buffer "L bit is set to a '1', Ethernet Controller adds the FCS after the end of data if CRCEN in En_MACC1 register is enable.

Short frames are automatically padded by the transmit logic if PADEN bit in En_MACC1 register is set. If the transmit frame length exceeds 1518 bytes, Ethernet Controller will assert an interrupt. However, the entire frame will be transmitted (no truncation).

If the current descriptor does not contain the end of frame, Ethernet Controller reads next buffer descriptor, and then reads the continuous data from the data buffer. After Ethernet Controller sent out the whole packet,. Ethernet Controller writes the transmission status into the last descriptor (L=1), and generates an interrupt to indicates the end of transmission. After this, Ethernet Controller fetches the next Transmit Buffer Descriptor, and then if the next data is available, it will be sent out in the same manner.

When Ethernet Controller received the pause control frame and if it is active, Ethernet Controller transmitter stops immediately if no transmission is in progress or continues transmission until the current frame either finishes or terminates with a collision. When the pause timer was expired or Ethernet Controller received a zero value of pause control frame, Ethernet Controller resumes transmission with the next frame.

Transmit procedure is as follows: (Figure 5-7)

Phase-out/Discontinued






Figure 5-7. Transmit Procedure

Phase-out/Discontinued

Operation flow for transmit packet

- i) Prepares transmit data in data buffer
- ii) Initializes registers (XMDP, TXE)
- iii) Reads buffer descriptor for transmission from SDRAM
- iv) Reads transmit data from data buffer by using master DMA burst operation
- v) Waits for exceeding of transmit drain threshold (TXDRTH) Senses carrier

Transmits data (Preamble. SFD, data)

- vi) Reads continuous data?
 If the current buffer descriptor does not show a last packet (L=0), it reads continuous data.
 Increments current Transmit Descriptor Pointer
- vii) Reads next buffer descriptor
- viii)Reads continuous data from data buffer again
- ix) Stores the transmit status in the last buffer descriptor (L = 1)
- x) Generates an interrupt
- xi) Reads next buffer descriptor and data, if available
- **Remark** When a transmit abort, like an underrun or an excessive collision occurs, the XMTDP has to be set again after checking the status in the buffer descriptor.

5.3.5 Frame reception

The receiver is designed to work with almost no intervention from the host processor and can perform address recognition, CRC checking and maximum frame length checking.

When the driver enables the receiver by setting Receive Descriptor Pointer Register (En_RXDPR) and Receive Enable (RXE), it will immediately start processing receive frames. The receiver will first check for a valid preamble (PA)/start frame delimiter (SFD) header at the beginning packet. If the PA/SFD is valid, it will be stripped and the frame will be processed by the receiver. If a valid PA/SFD is not found the frame will be ignored.

Once a collision window (64 bytes) of data has been received and if address recognition has not rejected the frame, Ethernet Controller starts transferring the incoming frame to the receive data buffer. If the frame is a runt (due to collision) or is rejected by address recognition, no receive buffers are filled. Thus, no collision frames are presented to the user except late collisions, which indicate serious LAN problems.

It has no matter since after the reception it writes the receive status into the descriptor even if the received data were gone out to SDRAM.

If the incoming frame exceeds the length of the data buffer, Ethernet Controller fetches the next Receive Descriptor Buffer in the table and, if it is empty, continues transferring the rest of the frame to this data buffer.

If the remaining number of descriptors is under four times of the alert level, Ethernet Controller generates an interrupt to request new additional descriptors.

During reception, Ethernet Controller checks for a frame that is either too short or too long. When the frame ends (carrier sense is negated), the receive CRC field is checked out and written to the data buffer. The data length written to the last data Buffer in the Ethernet frame is the length of the entire frame. Frames that are less then 64 bytes in length are not DMA'd (transferred) and, are rejected in hardware with no impact on system bus utilization if the data is in the Rx FIFO.

Caution Recommend a high (over 16 words) drain threshold.

Phase-out/Discontinued

When the receive frame is complete, Ethernet Controller sets the L-bit in the Receive Descriptor, writes the frame status bits into the Receive Descriptor, and sets the OWN-bit. Ethernet Controller generates a maskable interrupt, indicating that a frame has been received and is in memory. Ethernet Controller then waits for a new frame.

Receive procedure is as follows: (Figure 5-8)




Figure 5-8. Receive Procedure



Operation flow for receive packet

- i) Prepares the receive buffer descriptors
- ii) Initializes registers (RXVDP, RXE)
- iii) Reads the receive buffer descriptor
- iv) Waits for exceeding of receive drain threshold (RXDRTH)
- v) Writes receive data to data buffer by using master DMA burst operation
- vi) Increments the Receive Descriptor Pointer if the current data buffer is full
- vii) Check out the RNOD

If the remaining number of descriptors is less than four times of the alert level, generates an interrupt to request an adding descriptor.

- viii) Reads the next buffer descriptor
- ix) Stores the received data
- x) Stores the receive status in the last buffer descriptor (L = 1)
- xi) Generates an interrupt for the end of reception
- xii) Reads next receive descriptor if available

How to add the receive buffer descriptors

- i) Prepares the receive buffer descriptors
- ii) Sets the number of buffer descriptors in En_RXPDR as well as the alert level
- iii) Generates an interrupt by this Ethernet Controller
- iv) Adds the receive buffer descriptors in the memory
- v) Sets the number of buffer descriptors in En_RXPDR as well as the alert level

5.3.6 Address Filtering

The Ethernet Controller can parse a destination address in a received packet. The destination address is filtered using the condition in En_AFR register set by VR4120A. The condition for unicast, multicast and broadcast can be configured independently.

(1) Unicast address filtering

The destination address in a received packet is compared with the station address in En_LSA1 and En_LSA2 registers. When both the addresses are equal, the received packet is accepted. The comparison is executed for every received packet.

(2) Multicast address filtering

Two filtering methods are supported. With one method, all of received multicast packets are accepted when PRM bit in En_AFR register is set to a '1'.

With the other method, received multicast packets are filtered, using a hash table configured by the values in En_HT1 and En_HT2 registers. At first, the CRC is executed against the multicast destination address in the received packet using following polynomial expression.

 $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$

Bits [28:23] of the CRC calculation result are decoded. When the bits in En_HT1 and En_HT2 registers pointed by the decoded result are equal to '1', the received packet with the multicast destination address is accepted. In order to set the En_HT1 and En_HT2 registers, CRCs for multicast destination address to be received should be calculated before receiving any multicast packet.



(3) Broadcast address filtering

All of received packets with broadcast destination address are received when ABC bit in En_AFR register is set to a '1'.

(4) Promiscuous mode

Setting PRO bit in En_AFR register to a '1' caused all of received packets to be received.

Filtering procedure is as follows:

At first, SRXEN bit in En_MACC1 register is set to a '1'. In this case, the received data interface is disabled. Then, the station address is set in En_LSA1 and En_LSA2 registers. En_AFR register is also set for enabling of unicast, multicast and broadcast reception. In addition, En_HT1 and En_HT2 registers should be set when multicast address filtering with the hash table is used. After these procedures, SRXEN is set to a '1' in order to enable the received data interface.

CHAPTER 6 USB CONTROLLER

6.1 Overview

The USB Controller handles the data communication through USB. The following lists the features of USB Controller.

6.1.1 Features

- Conforms to Universal Serial Bus Specification Rev 1.1
- Supports operation conforming to the USB Communication Device Class Specification
- Supports data transfer at full speed (12 Mbps)
- In addition to the control Endpoint, a further six Endpoints are built in (Interrupt in/out, Isochronous in/out and Bulk in/out)
- Supports a built-in 64-byte Tx FIFO for Control transfer
- Supports a built-in 128-byte Tx FIFO for Isochronous transfer
- Supports a built-in 128-byte Tx FIFO for Bulk transfer
- Supports a built-in 64-byte Tx FIFO for Interrupt transfer
- Supports a built-in 128-byte shared Rx FIFO for Control/Isochronous/Bulk/Interrupt transfer
- Supports a DMA function for transferring transmit/receive data
- Supports Control/Status registers
- Compatible with the Suspend and Resume signaling issued from the Host PC (Processing by the VR4120A is required)
- Supports Remote Wake-up (Processing by the VR4120A is required)
- Supports Direct connect to Internal BUS (IBUS) Master and Slave Interface block

Phase-out/Discontinued

Phase-out/Discontinued

6.1.2 Internal block diagram

USB Controller internal block diagram is as shown below.




Figure 6-1. USB Controller Internal Configuration

USB Controller's configuration features the following blocks.

SIE (Serial Interface Engine): Performs Serial/Parallel conversion, NRZI encoding/decoding, CRC calculation, etc.

EPC (EndPoints Controller):	Performs data transmission/reception for each Endpoint.
Tx FIFO (Transmit FIFO):	FIFO for transmitting data
Rx FIFO (Receive FIFO):	FIFO for receiving data
MCONT (Main Controller):	Block for controlling transmission and reception.
DMAC (DMA Controller):	Block for controlling DMA transfer.
Master_if (Master Interface):	Master section of the Internal BUS interface.
Slave_if (Slave Interface):	Slave section of the Internal BUS interface.
I/O Buf (I/O Buffer):	I/O buffer that satisfies the electrical specifications of the USB.
Internal BUS:	The internal bus of the μ PD98501.



★ 6.2 Registers

This section explains the mapping of those registers that can be accessed from IBUS. USB base address is 1000_1000H

6.2.1 Register map

Offset Address	Register Name	R/W	Access	Description
1000_1000H	U_GMR	R/W	W/H/B	USB General Mode Register
1000_1004H	U_VER	R	W/H/B	USB Frame Number/Version Register
1000_1008H:	N/A	-	-	Reserved for future use
1000_100CH				
1000_1010H	U_GSR1	RC	W	USB General Status Register 1
1000_1014H	U_IMR1	R/W	W/H/B	USB Interrupt Mask Register 1
1000_1018H	U_GSR2	RC	W	USB General Status Resister 2
1000_101CH	U_IMR2	R/W	W/H/B	USB Interrupt Mask Register 2
1000_1020H	U_EP0CR	R/W	W/H/B	USB EP0 Control Register
1000_1024H	U_EP1CR	R/W	W/H/B	USB EP1 Control Register
1000_1028H	U_EP2CR	R/W	W/H/B	USB EP2 Control Register
1000_102CH	U_EP3CR	R/W	W/H/B	USB EP3 Control Register
1000_1030H	U_EP4CR	R/W	W/H/B	USB EP4 Control Register
1000_1034H	U_EP5CR	R/W	W/H/B	USB EP5 Control Register
1000_1038H	U_EP6CR	R/W	W/H/B	USB EP6 Control Register
1000_103CH	N/A	-	-	Reserved for future use
1000_1040H	U_CMR	R/W	W	USB Command Register
1000_1044H	U_CA	R/W	W/H/B	USB Command Address Register
1000_1048H	U_TEPSR	R	W/H/B	USB Tx EndPoint Status Register
1000_104CH	N/A	-	-	Reserved for future use
1000_1050H	U_RP0IR	R/W	W/H/B	USB Rx Pool0 Information Register
1000_1054H	U_RP0AR	R	W/H/B	USB Rx Pool0 Address Register
1000_1058H	U_RP1IR	R/W	W/H/B	USB Rx Pool1 Information Register
1000_105CH	U_RP1AR	R	W/H/B	USB Rx Pool1 Address Register
1000_1060H	U_RP2IR	R/W	W/H/B	USB Rx Pool2 Information Register
1000_1064H	U_RP2AR	R	W/H/B	USB Rx Pool2 Address Register
1000_1068H:	N/A	-	-	Reserved for future use
1000_106CH				
1000_1070H	U_TMSA	R/W	W/H/B	USB Tx MailBox Start Address Register
1000_1074H	U_TMBA	R/W	W/H/B	USB Tx MailBox Bottom Address Register
1000_1078H	U_TMRA	R/W	W/H/B	USB Tx MailBox Read Address Register
1000_107CH	U_TMWA	R	W/H/B	USB Tx MailBox Write Address Register
1000_1080H	U_RMSA	R/W	W/H/B	USB Rx MailBox Start Address Register
1000_1084H	U_RMBA	R/W	W/H/B	USB Rx MailBox Bottom Address Register
1000_1088H	U_RMRA	R/W	W/H/B	USB Rx MailBox Read Address Register
1000_108CH	U_RMWA	R	W/H/B	USB Rx MailBox Write Address Register
1000_1090H:	N/A	-	-	Reserved for future use
1000_1FFCH				



Remarks 1. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- 2. All internal registers are 32-bit word-aligned registers.
- 3. The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 4. Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 5. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 6. In the "Access" filed,
 - "W" means that word access is valid,
 - "H" means that half word access is valid,
 - "B" means that byte access is valid.
- 7. Write access to the read-only register cause no error, but the write data is lost.
- 8. The CPU can access all internal registers, but IBUS master device cannot access them.



6.2.2 U_GMR (USB General Mode Register)

This register is used for setting the operation of USB Controller. The low-order sixteen bits except for RR bit can be written only when the device is being initialized. If the values of these bits are changed while transmission or reception is being performed, the operation of USB Controller may become unpredictable.

Bits	Field	R/W	Default	Description
31:24	Reserved	R/W	0	Reserved for future use. Writes '0's.
23	VT	R/W	0	Function Address Valid Timing: When this bit is set to a '1', FA becomes valid immediately. When this bit is set to a '0', FA will become valid after USB Controller receives subsequent ACK packet on EndPoint0.
22:16	FA	R/W	0	Function Address: Register that stores the USB Function Address. This is allocated by the Host PC as part of the USB configuration process. The V _R 4120A should set the allocated address in this register.
15:8	SOFINTVL	R/W	18H	SOF Interval: This value is used to define the allowable skew for SOF packet. The default value should be 18H. When '00H' is set, the USB Controller does not care the timing between two consecutive SOF packets.
7:3	Reserved	R/W	0	Reserved for future use. Writes '0's.
2	AU	R/W	0	Auto Update: Frame Number auto updating enable. To set to a '1' causes Frame Number Register to be updated though a received SOF packet is corrupted.
1	LE	R/W	0	Loopback Enable: Bit for enabling internal loopback mode. When this bit is set to a '1', USB Controller operates in loopback mode. Setting loopback mode enables the testing of the internal DMA controller. In addition, USB packets are not transmitted, and USB packets are not received. For a detailed explanation of loopback mode, see Section 6.9 .
0	RR	R/W	0	Remote Resume: When Remote Resume is to be performed, the V _R 4120A will set this bit. Once this bit is set to a '1', USB Controller issues Resume Signaling to the USB for a period of 5 ms. Upon the completion of Resume Signaling, this bit is automatically reset to a '0'.

6.2.3 U_VER (USB Frame Number/Version Register)

Register that stores the current Frame Number of the USB and version of the USB Controller block.

Bits	Field	R/W	Default	Description
31:16	UVER	R	0201H	USB Version:
				Hardwired to '0201H'.
				The Revision Number of the USB Controller block is stored into this register.
15:11	Reserved	R	0	Reserved for future use
10:0	UFNR	R	0	USB Frame Number:
				Register that stores the Frame Number of the USB.



6.2.4 U_GSR1 (USB General Status Register 1)

This register indicates the current status of USB Controller.

Bits	Field	R/W	Default	Description
31	GSR2	RC	0	If some bits of General Status Register 2 are set to '1's and the corresponding bits in Interrupt Mask Register 2 are set to '1's, this GSR2 bit will be set to a '1'.
30:24	Reserved	R	0	Reserved for future use
23	TMF	RC	0	Tx MailBox Full:
23		HC	0	Bit that indicates transmit MailBox area is full. This bit is set to a '1' when the USB Tx MailBox Read Address and the USB Tx MailBox Write Address get equal. This bit is reset to a '0' when the Vn4120A reads this register.
22	RMF	RC	0	Rx MailBox Full: Bit that indicates receive MailBox area is full. This bit is set to a '1' when the USB Rx MailBox Read Address and the USB Rx MailBox Write Address get equal. This bit is reset to a '0' when the V _R 4120A reads this register.
21	RPE2	RC	0	Rx Pool2 Empty: Bit that indicates receive Pool2 is empty. This bit is reset to a '0' when the $V_{\rm R}$ 4120A reads this register.
20	RPE1	RC	0	Rx Pool1 Empty: Bit that indicates receive Pool1 is empty. This bit is reset to a '0' when the V $_{R}$ 4120A reads this register.
19	RPE0	RC	0	Rx Pool0 Empty: Bit that indicates receive Pool0 is empty. This bit is reset to a '0' when the VR4120A reads this register.
18	RPA2	RC	0	Rx Pool2 Alert: This bit is set to a '1' when the number of Buffer Directories remaining in receive Pool2 gets equal to 4 times of the AL field value in the Rx Pool2 Information Register. This bit is reset to a '0' when the $V_{R}4120A$ reads this register.
17	RPA1	RC	0	Rx Pool1 Alert: This bit is set to a '1' when the number of Buffer Directories remaining in receive Pool1 gets equal to 4 times of the AL field value in the Rx Pool1 Information Register. This bit is reset to a '0' when the $V_{R}4120A$ reads this register.
16	RPA0	RC	0	Rx Pool0 Alert: This bit is set to a '1' when the number of Buffer Directories remaining in receive Pool0 gets equal to 4 times of the AL field value in the Rx Pool0 Information Register. This bit is reset to a '0' when the V _R 4120A reads this register.
15:11	Reserved	R	0	Reserved for future use
10	DER	RC	0	DMA Error: Bit that indicates that an error occurred during DMA transfer. This bit is set to a '1' if an error occurs on the Internal BUS during DMA transfer. This bit is reset to a '0' when the VR4120A reads this register.
9	EP2FO	RC	0	EP2 FIFO Error: Bit that indicates that an overrun has occurred for the FIFO of EndPoint2 (Isochronous OUT). When the FIFO becomes full while EndPoint2 is performing a transaction, USB Controller can no longer receive data and all data subsequent is discarded. Should this occur, this bit is set to a '1'. This bit is reset to a '0' when the $V_{\rm B}4120A$ reads this register.



	Т			(2/2)
Bits	Field	R/W	Default	Description
8	EP1FU	RC	0	EP1 FIFO Error:
				Bit that indicates that an underrun has occurred for the FIFO of EndPoint1
				(Isochronous IN). When the FIFO empties while EndPoint1 is performing a
				transaction, this bit is set to a '1'.
				This bit is reset to a '0' when the VR4120A reads this register.
7	EP6RF	RC	0	EP6 Rx Finished:
				Bit that indicates that EndPoint6 (Interrupt OUT) has completed the receiving
				of a data segment and issued the Rx Indication.
				This bit is reset to a '0' when the VR4120A reads this register.
6 EP5TF I	RC	0	EP5 Tx Finished:	
				Bit that indicates that EndPoint5 (Interrupt IN) has completed the transmitting
				of a data segment and issued the Tx Indication.
				This bit is reset to a '0' when the VR4120A reads this register.
5	EP4RF	RC	0	EP4 Rx Finished:
				Bit that indicates that EndPoint4 (Bulk OUT) has completed the receiving of a
				data segment and issued the Rx Indication.
				This bit is reset to a '0' when the VR4120A reads this register.
4 EP3TF	RC	0	EP3 Tx Finished:	
			Bit that indicates that EndPoint3 (Bulk IN) has completed the transmitting of a	
				data segment and issued the Tx Indication.
				This bit is reset to a '0' when the VR4120A reads this register.
3	EP2RF	RC	0	EP2 Rx Finished:
				Bit that indicates that EndPoint2 (Isochronous OUT) has completed the
				receiving of a data segment and issued the Rx Indication.
				The timing when this bit will be set varies with Rx Mode.
				This bit is reset to a '0' when the VR4120A reads this register.
2	EP1TF	RC	0	EP1 Tx Finished:
				Bit that indicates that EndPoint1 (Isochronous IN) has completed the
				transmitting of a data segment and issued the Tx Indication.
				This bit is reset to a '0' when the VR4120A reads this register.
1	EP0RF	RC	0	EP0 Rx Finished:
				Bit that indicates that EndPoint0 (Control) has completed the receiving of a
				data segment and issued the Rx Indication.
				This bit is reset to a '0' when the V_R4120A reads this register.
0	EP0TF	RC	0	EP0 Tx Finished:
				Bit that indicates that EndPoint0 (Control) has completed the transmitting of a
				data segment and issued the Tx Indication.
				This bit is reset to a '0' when the VR4120A reads this register.



6.2.5 U_IMR1 (USB Interrupt Mask Register 1)

This register is used to mask interrupts.

When a bit in this register is set to a '1' and the corresponding bit in the USB General Status Register 1 (Address: 10H) is set to a '1', an interrupt is issued.

Bits	Field	R/W	Default	Description	(1/2)
31	GSR2	R/W	0	General Status Register 2 Interrupt:	
01	00112	1.7 • •	U	1 = unmask.	
				0 = mask.	
30:24	Reserved	R/W	0	Reserved for future use. Writes '0's.	
			0		
23	TMF	R/W	0	Tx MailBox Full:	
				1 = unmask.	
22	DME	DAA	0	0 = mask.	
22	RMF	R/W	0	Rx MailBox Full:	
				1 = unmask.	
		5.44		0 = mask.	
21	RPE2	R/W	0	Rx Pool2 Empty:	
				1 = unmask.	
				0 = mask.	
20	RPE1	R/W	0	Rx Pool1 Empty:	
				1 = unmask.	
				0 = mask.	
19	RPE0	R/W	0	Rx Pool0 Empty:	
				1 = unmask.	
				0 = mask.	
18	RPA2	R/W	0	Rx Pool2 Alert:	
				1 = unmask.	
				0 = mask.	
17	RPA1	R/W	0	Rx Pool1 Alert:	
				1 = unmask.	
				0 = mask.	
16	RPA0	R/W	0	Rx Pool0 Alert:	
				1 = unmask.	
				0 = mask.	
15:11	Reserved	R/W	0	Reserved for future use. Writes '0's.	
10	DER	R/W	0	DMA Error:	
				1 = unmask.	
				0 = mask.	
9	EP2FO	R/W	0	EP2 FIFO Error:	
				1 = unmask.	
				0 = mask.	
8	EP1FU	R/W	0	EP1 FIFO Error:	
	_		-	1 = unmask.	
				0 = mask.	
7	EP6RF	R/W	0	EP6 Rx Finished:	
-			Ĩ	1 = unmask.	
				0 = mask.	
6	EP5TF	R/W	0	EP5 Tx Finished:	
0				1 = unmask.	
	1			0 = mask.	



					(2/2)
Bits	Field	R/W	Default	Description	
5	EP4RF	R/W	0	EP4 Rx Finished:	
				1 = unmask.	
				0 = mask.	
4	EP3TF	R/W	0	EP3 Tx Finished:	
				1 = unmask.	
				0 = mask.	
3	EP2RF	R/W	0	EP2 Rx Finished:	
				1 = unmask.	
				0 = mask.	
2	EP1TF	R/W	0	EP1 Tx Finished:	
				1 = unmask.	
				0 = mask.	
1	EP0RF	R/W	0	EP0 Rx Finished:	
				1 = unmask.	
				0 = mask.	
0	EP0TF	R/W	0	EP0 Tx Finished:	
				1 = unmask.	
				0 = mask.	



6.2.6 U_GSR2 (USB General Status Register 2)

This register indicates the current status of USB Controller. Reading this register clears all bits in this register.

Bits	Field	R/W	Default	Description
31:21	Reserved	R	0	Reserved for future use
21	FW	RC	0	Frame Number Written: This bit is set to a '1' when Frame Number is written to USB Frame
				Number/Version Register (04H).
20	IFN	RC	0	Incorrect Frame Number:
				This bit is set to a '1' when USB Controller receives a SOF packet with
				Incorrect Frame Number, or with CRC/Bit Stuff error.
19	IEA	RC	0	Incorrect EndPoint Access:
				This bit is set to a '1' when USB Controller received an IN or OUT Token with
10			0	Incorrect EndPoint Number.
18	URSM	RC	0	USB Resume:
				This bit is set to a '1' when USB Controller has received a Resume Signaling from the Host PC.
17	URST	RC	0	USB Reset:
17	0131		0	This bit is set to a '1' when USB Controller has received a Reset Signaling
				from the Host PC.
16	USPD	RC	0	USB Suspend:
10	0010		Ů	This bit is set to a '1' when USB Controller detects that USB enters Suspend
				state.
15:8	Reserved	R	0	Reserved for future use
7	EP2OS	RC	0	Over Size on EndPoint2:
				This bit is set to a '1' when the received data size is over Max Packet Size on
				EP2.
6	EP2ED	RC	0	Extra Data on EndPoint2:
				This bit is set to a '1' when an extra data packet is detected on Isochronous
				EndPoint (EP2). In the case that EP2EN bit in U_EP2CR is set to a '0', this
				bit will not be set even if the USB Controller detects an extra data on EP2.
5	EP2ND	RC	0	Isochronous Data Corrupted on EndPoint2:
				Bit that indicates that Isochronous data is corrupted on EP2. In the case that
				EP2EN bit in U_EP2CR is set to a '0', this bit will not be set even if the USB
	FRANT			Controller detects data corruption on EP2.
4	EP1NT	RC	0	No Token on EndPoint1:
				This bit is set to a '1' when IN Token packet does not come on EP1 between two SOFs. In the case that EP1EN bit in U_EP1CR is set to a '0', this bit will
				not be set even if the USB Controller detects no token packet on EP1.
3	EP1ET	RC	0	Extra Token on EndPoint1:
0		110	0	This bit is set to a '1' when two IN Token packets are received on EP1
				between two SOFs. In the case that EP1EN bit in U_EP1CR is set to a '0',
				this bit will not be set even if the USB Controller detects an extra token
				packet on EP1.
2	EP1ND	RC	0	No Data on EndPoint1:
				This bit is set to a '1' when IN Token packet comes but any data is not ready
				on EP1. In the case that EP1EN bit in U_EP1CR is set to a '0', this bit will not
				be set even if the USB Controller detects no data condition on EP1.
1	ES	RC	0	Extra SOF:
				This bit is set to a '1' when extra SOF packet is detected.
0	SL	RC	0	SOF Loss:
				This bit is set to a '1' when USB Controller doesn't receive any SOF packet.



6.2.7 U_IMR2 (USB Interrupt Mask Register 2)

This register is used to mask interrupts.

When a bit in this register is set to a '1' and the corresponding bit in the USB General Status Register 2 (Address: 18H) is set to a '1', GSR2 bit in the U_GSR1 will be set to a '1'.

Bits	Field	R/W	Default	Description
31:22	Reserved	R/W	0	Reserved for future use. Writes '0's.
21	FW	R/W	0	Frame Number Written:
				1 = unmask.
				0 = mask.
20	IFN	R/W	0	Incorrect Frame Number:
				1 = unmask.
				0 = mask.
19	IEA	R/W	0	Incorrect EndPoint Access:
				1 = unmask.
				0 = mask.
18	URSM	R/W	0	USB Resume:
				1 = unmask.
				0 = mask.
17	URST	R/W	0	USB Reset:
				1 = unmask.
				0 = mask.
16	USPD	R/W	0	USB Suspend:
				1 = unmask.
		_		0 = mask.
15:8	Reserved	R/W	0	Reserved for future use. Writes '0's.
7	EP2OS	R/W	0	Over Size:
				1 = unmask.
		_		0 = mask.
6	EP2ED	R/W	0	Extra Data on EndPoint2:
				1 = unmask.
				0 = mask.
5	EP2ND	R/W	0	Isochronous Data Corrupted:
				1 = unmask.
				0 = mask.
4	EP1NT	R/W	0	No Token on EndPoint 1:
				1 = unmask.
_				0 = mask.
3	EP1ET	R/W	0	Extra Token on EndPoint 1:
				1 = unmask.
		D 444		0 = mask.
2	EP1ND	R/W	0	No Data on EndPoint 1:
				1 = unmask.
1	EQ	D/M	0	0 = mask.
1	ES	R/W	0	Extra SOF:
				1 = unmask. 0 = mask.
0	<u></u>	R/W	0	
0	SL	U/ 11	0	SOF Loss: 1 = unmask.
				0 = mask.



6.2.8 U_EP0CR (USB EP0 Control Register)

This register is used for setting the operation of EndPoint0.

If the value in the MAXP field is rewritten during transmitting or receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EPOEN	R/W	0	EndPoint Enable: When the $V_{R}4120A$ sets this bit to a '1', EndPoint0 is enabled for transmitting and receiving data to and from USB.
30:21	Reserved	R/W	0	Reserved for future use. Writes '0's.
20	ISS	R/W	0	IN Transmit Stall: When the V $_{\rm R}$ 4120A sets this bit to a '1', a STALL packet is sent at the Data Phase. Receiving a SETUP packet causes this bit to be a '0'.
19	INAK	R/W	0	IN NAK: When the V _R 4120A sets this bit to a '1', a NAK packet is sent at the Data Phase.
18	OSS	R/W	0	OUT Transmit Stall: When the V _R 4120A sets this bit to a '1', a STALL handshake is performed at the Handshake Phase. Receiving a SETUP packet causes this bit to be a '0'
17	NHSK0	R/W	0	No Handshake: When the V_R4120A sets this bit to a '1', No Handshake is performed at the Handshake Phase.
16	ONAK	R/W	0	OUT NAK: When the $V_{P}4120A$ sets this bit to a '1,' NAK Handshake is performed at the Handshake Phase.
15:7	Reserved	R/W	0	Reserved for future use. Writes '0's.
6:0	MAXP0	R/W	0	MAX Packet size: The Max Packet Size for EndPoint0. Prior to the start of a USB transaction, the $V_{B}4120A$ must set an appropriate value into this register.

Remark When a STALL handshake is sent by a control endpoint in either the Data or Status stage of a control transfer, a STALL handshake must be returned on all succeeding access to that endpoint until a SETUP PID is received. The endpoint is not required to return a STALL handshake after it receives a subsequent SETUP PID (referred from USB1.1 Specification).



6.2.9 U_EP1CR (USB EP1 Control Register)

This register is used for setting the operation of EndPoint1.

If the value in the MAXP field is rewritten during transmitting operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EP1EN	R/W	0	EndPoint Enable: When the V_R4120A sets this bit to a '1', EndPoint1 is enabled to transmit data.
30:20	Reserved	R/W	0	Reserved for future use. Writes '0's.
19	TM1	R/W	0	Tx Mode: Bit for setting the transmit mode. When this bit is set to a '0', transmitting is performed in SZLP Mode. When this bit is set to a '1', transmitting is performed in NZLP Mode. For a detailed explanation of the transmit modes, see Section 6.5.3 .
18:10	Reserved	R/W	0	Reserved for future use. Writes '0's.
9:0	MAXP1	R/W	0	MAX Packet size: The Max Packet Size of EndPoint1. Prior to the start of a USB transaction, the V _R 4120A must write an appropriate value into this register.

6.2.10 U_EP2CR (USB EP2 Control Register)

This register is used for setting the operation of EndPoint2.

If the value in the MAXP field is rewritten during receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EP2EN	R/W	0	EndPoint Enable: When the V _R 4120A sets this bit to a '1', EndPoint2 is enabled to receive data.
30:21	Reserved	R/W	0	Reserved for future use. Writes '0's.
20:19	RM2	R/W	00	Rx Mode: Bit for setting the receive mode. When these bits are set to '00' or '01', data receiving is performed in Normal Mode. When these bits are set to '10', data receiving is performed in Assemble Mode. When these bits are set to '11', data receiving is performed in Separate Mode. For a detailed explanation of the receive modes, see Section 6.6.4.
18:10	Reserved	R/W	0	Reserved for future use. Writes '0's.
9:0	MAXP2	R/W	0	MAX Packet size: The Max Packet Size of EndPoint2. Prior to the start of a USB transaction, the V _R 4120A must set an appropriate value into this register.

Remark In Normal Mode, indication is issued every received packet so that error status for every packet can be noticed. In the other modes, error status is noticed for all received packets, not for every packet.



6.2.11 U_EP3CR (USB EP3 Control Register)

This register is used for setting the operation of EndPoint3.

If the value in the MAXP field is rewritten during transmitting operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EP3EN	R/W	0	EndPoint Enable: When the V _R 4120A sets this bit to a '1', EndPoint3 is enabled for transmit data.
30:20	Reserved	R/W	0	Reserved for future use. Writes '0's.
19	ТМЗ	R/W	0	Tx Mode: Bit for setting the transmit mode. When this bit is set to a '0', transmitting is performed in SZLP Mode. When this bit is set to a '1', transmitting is performed in NZLP Mode. For a detailed explanation of the transmit modes, see Section 6.5.3 .
18	SS3	R/W	0	Transmit Stall: When the V $_{\rm R}$ 4120A sets this bit to a '1', a STALL packet is sent from EndPoint3.
17	Reserved	R/W	0	Reserved for future use. Writes '0's.
16	NAK3	R/W	0	When the V $_{\rm R}$ 4120A sets this bit to a '1', a NAK packet is sent from EndPoint3.
15:7	Reserved	R/W	0	Reserved for future use. Writes '0's.
6:0	MAXP3	R/W	0	MAX Packet size: The Max Packet Size for EndPoint3. Prior to the start of a USB transaction, the $V_{B}4120A$ must write an appropriate value into this register.



6.2.12 U_EP4CR (USB EP4 Control Register)

This register is used for setting the operation of EndPoint4.

If the value in the MAXP field is rewritten during receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EP4EN	R/W	0	EndPoint Enable:
				When the V $_{\rm B}$ 4120A sets this bit to a '1', EndPoint4 is enabled to receive data.
30:21	Reserved	R/W	0	Reserved for future use. Writes '0's.
20:19	RM4	R/W	0	Rx Mode:
				Bit for setting the receive mode.
				When these bits are set to '00' or '01', data receiving is performed in Normal Mode.
				When these bits are set to '10', data receiving is performed in Assemble Mode.
				When these bits are set to '11', data receiving is performed in Separate
				Mode.
				For a detailed explanation of the receive modes, see Section 6.6.4.
18	SS4	R/W	0	Transmit Stall:
				When the V _R 4120A sets this bit to a '1', a STALL handshake is performed at EndPoint4.
17	NHSK4	R/W	0	No Handshake:
				When the V _R 4120A sets this bit to a '1', No Handshake is performed at
		D 444	-	EndPoint4.
16	NAK4	R/W	0	When the V $_{\rm R}$ 4120A sets this bit to a '1', a NAK Handshake is performed at EndPoint4.
15:7	Reserved	R/W	0	Reserved for future use. Writes '0's.
6:0	MAXP4	R/W	0	MAX Packet size:
				The Max Packet Size for EndPoint4. Prior to the start of a USB transaction, the $V_{\rm R}4120A$ must set an appropriate value into this register.



6.2.13 U_EP5CR (USB EP5 Control Register)

This register is used for setting the operation of EndPoint5.

If the value in the MAXP field is rewritten during transmitting operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EP5EN	R/W	0	EndPoint Enable: When the $V_{P}4120A$ sets this bit to a '1', EndPoint5 is enabled to transmit data.
30:20	Reserved	R/W	0	Reserved for future use. Writes '0's.
19	FM	R/W	0	Feedback Mode: When the V _R 4120A sets this bit to a '1', EndPoint5 performs in feedback mode. (For further information about Feedback mode, please refer to USB Specification 1.1)
18	SS5	R/W	0	Transmit Stall: When the V_R4120A sets this bit to a '1', a STALL handshake is performed at EndPoint5.
17	Reserved	R/W	0	Reserved for future use. Writes '0's.
16	NAK5	R/W	0	When the V _P 4120A sets this bit to a '1', a NAK Handshake is performed at EndPoint5.
15:7	Reserved	R/W	0	Reserved for future use. Writes '0's.
6:0	MAXP5	R/W	0	MAX Packet size: The Max Packet Size for EndPoint5. Prior to the start of a USB transaction, the V _R 4120A must set an appropriate value into this register.

6.2.14 U_EP6CR (USB EP6 Control Register)

This register is used for setting the operation of EndPoint6.

If the value in the MAXP field is rewritten during receiving operation, the operation of USB Controller may become unpredictable. Therefore, the MAXP can be written only when initial setting is being performed.

Bits	Field	R/W	Default	Description
31	EP6EN	R/W	0	EndPoint Enable:
				When the VR4120A sets this bit to a '1', EndPoint6 is enabled to receive data.
30:19	Reserved	R/W	0	Reserved for future use. Writes '0's.
18	SS6	R/W	0	Transmit Stall:
				When the V $_{B}4120A$ sets this bit to a '1', a STALL handshake is performed at
				EndPoint6.
17	NHSK6	R/W	0	No Handshake:
				When the V_R4120A sets this bit to a '1', No Handshake is performed at
				EndPoint6.
16	NAK6	R/W	0	When the V $_{\rm B}$ 4120A sets this bit to a '1', a NAK Handshake is performed at
				EndPoint6.
15:7	Reserved	R/W	0	Reserved for future use. Writes '0's.
6:0	MAXP6	R/W	0	MAX Packet size:
				The Max Packet Size for EndPoint6. Prior to the start of a USB transaction,
				the VR4120A must set an appropriate value into this register.



6.2.15 U_CMR (USB Command Register)

This register is used for issuing Tx request or adding Rx Buffer Directories to Pool.

The VR4120A writes commands into this register.

Whenever B bit (Bit 31) is set, the value will not change even if the VR4120A writes commands into this register.

Bits	Field	R/W	Default	Description
31	В	R/W	0	Busy: Bit that indicates whether the interpretation of an issued command has terminated. When the execution of the command has not yet completed, this bit will be set to a '1'. When the execution of a command has completed, this bit will be set to a '0'. When the V _R 4120A tries to issue one command immediately after another, it is necessary to confirm that this bit is set to a '0'.
30:27	Reserved	R/W	0	Reserved for future use. Writes '0's.
26:24	Command	R/W	000	Field for specifying the type of a command. USB Controller's internal processing varies depending on the value written into this field. 000: Data transmitting at EndPoint0 001: Data transmitting at EndPoint1 010: Data transmitting at EndPoint3 011: Data transmitting at EndPoint5 100: Addition of Buffer Directories to Pool0 101: Addition of Buffer Directories to Pool1 110: Addition of Buffer Directories to Pool2 111: Reserved (Don't Use)
23:16	Reserved	R/W	0	Reserved for future use. Writes '0's.
15:0	Data Size/NOD	R/W	0	Data Size/Number Of Buffer Directory: The meaning of this field depends on the value written into the Command field. Command = 0xx: VR4120A has to write the size of the transmitting data in this field. Command = 100, 101, 110: Indicates the number of Buffer Directories added to a pool. Command = 111: This field has no meaning.

6.2.16 U_CA (USB Command Address Register)

This register is used for issuing Tx request or adding Rx Buffer Directories to Pool.

The VR4120A writes the start address of either the Tx or the Rx Buffer Directory into this register.

Bits	Field	R/W	Default	Description
31:0	Address	R/W	0	The meaning of this field varies depending on the value written into the
				Command field of the USB Command Register.
				Command = 0xx: Start address of the transmit packet
				Command = 100, 101, 110: Start address of the Buffer Directory to be added
				to the receive pool
				Command = 111: This register has no meaning.



6.2.17 U_TEPSR (USB Tx EndPoint Status Register)

This register is used for indicate the status of the EndPoint being used for data transmitting.

Bits	Field	R/W	Default	Description
31:26	Reserved	R	0	Reserved for future use
25:24	EP5TS	R	0	EP5 Tx Status:
				Register that indicates the transmit status of EndPoint5
				This register is not cleared, even if read.
				00: There is no data scheduled to be sent (Idle)
				01: There is one data item scheduled to be sent
				10: There are two data items that are scheduled to be sent (Busy)
23:18	Reserved	R	0	Reserved for future use
17:16	EP3TS	R	0	EP3 Tx Status:
				Register that indicates the transmit status of EndPoint3
				This register is not cleared, even if read.
				00: There is no data scheduled to be sent (Idle)
				01: There is one data item scheduled to be sent
				10: There are two data items that are scheduled to be sent (Busy)
15:10	Reserved	R	0	Reserved for future use
9:8	EP1TS	R	0	EP1 Tx Status:
				Register that indicates the transmit status of EndPoint1
				This register is not cleared, even if read.
				00: There is no data scheduled to be sent (Idle)
				01: There is one data item scheduled to be sent
				10: There are two data items that are scheduled to be sent (Busy)
7:2	Reserved	R	0	Reserved for future use
1:0	EP0TS	R	0	EP0 Tx Status:
				Register that indicates the transmit status of EndPoint0
				This register is not cleared, even if read.
				00: There is no data scheduled to be sent (Idle)
				01: There is one data item scheduled to be sent
				10: There are two data items that are scheduled to be sent (Busy)

6.2.18 U_RP0IR (USB Rx Pool0 Information Register)

This register indicates the information of Receive Pool0.

The VR4120A writes to this register only when the device is being initialized.

Bits	Field	R/W	Default	Description
31	Reserved	R/W	0	Reserved for future use. Writes '0's.
30:28	AL	R/W	000	Alert Level: Sets the warning level for Pool0. When the number of Buffer Directories remaining in this pool equals the value set in this field, USB Controller sets the RPA0 bit in the USB General Status Register1 to a '1'. Writing N in this field is equivalent to specifying N x 4 (remaining number of Buffer Directories = 4, 8, 12,, 28). When 000 is written into this field, this function is disabled and no notification is posted to the V _R 4120A.
27:16	Reserved	R/W	0	Reserved for future use. Writes '0's.
15:0	RNOD	R	0	Remaining Number of Buffer Directory: Indicates the number of Buffer Directories remaining in Pool0. The V _B 4120A can only read this field. Buffer Directory addition is performed entirely using the USB Command Register.



6.2.19 U_RP0AR (USB Rx Pool0 Address Register)

This register indicates the start address of Buffer Directory which is currently used. The way to set up Rx Pool is described at Section **6.6.3 Receive pool settings**.

Bits	Field	R/W	Default	Description
31:0	Address	R	0	Buffer Directory Address:
				Register that indicates the start address of the first Buffer Directory in Pool0.
				The VR4120A can only read this register.
				Buffer Directory addition is performed entirely using the USB Command
				Register.

6.2.20 U_RP1IR (USB Rx Pool1 Information Register)

This register indicates the information of Receive Pool1.

The VR4120A writes to this register only when the device is being initialized.

Bits	Field	R/W	Default	Description
31	Reserved	R/W	0	Reserved for future use. Writes '0's.
30:28	AL	R/W	000	Alert Level: Sets the warning level for Pool1. When the number of Buffer Directories remaining in this pool equals the value set in this field, USB Controller sets the RPA1 bit in the USB General Status Register1 to a '1'. Writing N in this field is equivalent to specifying N x 4 (remaining number of Buffer Directories = 4, 8, 12,, 28). When 000 is written into this field, this function is disabled and no notification is posted to the V _R 4120A.
27:16	Reserved	R/W	0	Reserved for future use. Writes '0's.
15:0	RNOD	R	0	Remaining Number of Buffer Directory: Indicates the number of Buffer Directories remaining in Pool1. The V _R 4120A can only read this field. Buffer Directory addition is performed entirely using the USB Command Register.

6.2.21 U_RP1AR (USB Rx Pool1 Address Register)

This register indicates the start address of Buffer Directory which is currently used. The way to set up Rx Pool is described at Section **6.6.3 Receive pool settings**.

Bits	Field	R/W	Default	Description
31:0	Address	R	0	Buffer Directory Address:
				Register that indicates the start address of the first Buffer Directory in Pool1.
				The VR4120A can only read this register.
				Buffer Directory addition is performed entirely using the USB Command
				Register.

Phase-out/Discontinued

6.2.22 U_RP2IR (USB Rx Pool2 Information Register)

This register indicates the information of Receive Pool2.

The $V_{R}4120A$ writes to this register only when the device is being initialized.

Bits	Field	R/W	Default	Description
31	Reserved	R/W	0	Reserved for future use. Writes '0's.
30:28	AL	R/W	000	Alert Level: Sets the warning level for Pool0. When the number of Buffer Directories remaining in this pool equals the value set in this field, USB Controller sets the RPA2 bit in the USB General Status Register1 to a '1'. Writing N in this field is equivalent to specifying N x 4 (remaining number of Buffer Directories = 4, 8, 12,, 28). When 000 is written into this field, this function is disabled and no notification is posted to the V _R 4120A.
27:16	Reserved	R/W	0	Reserved for future use. Writes '0's.
15:0	RNOD	R	0	Remaining Number of Buffer Directory: Indicates the number of Buffer Directories remaining in Pool2. The VR4120A can only read this field. Buffer Directory addition is performed entirely using the USB Command Register.

6.2.23 U_RP2AR (USB Rx Pool2 Address Register)

This register indicates the start address of Buffer Directory which is currently used.

The way to set up Rx Pool is described at Section 6.6.3 Receive pool settings.

Bits	Field	R/W	Default	Description
31:0	Address	R	0	Buffer Directory Address:
				Register that indicates the start address of the first Buffer Directory in Pool2.
				The VR4120A can only read this register.
				Buffer Directory addition is performed entirely using the USB Command
				Register.

6.2.24 U_TMSA (USB Tx MailBox Start Address Register)

Bits	Field	R/W	Default	Description
31:0	Address	R/W	0	Register that indicates the start address of the transmit MailBox area. The
				V _R 4120A must set a value in this field only at initialization.

6.2.25 U_TMBA (USB Tx MailBox Bottom Address Register)

Bits	Field	R/W	Default	Description
31:0	Address	R/W	0	Register that indicates the end address of the transmit MailBox area. The
				VR4120A must set a value in this field only at initialization.

6.2.26 U_TMRA (USB Tx MailBox Read Address Register)

Bits	Field	R/W	Default	Description
31:0	Address	R/W	0	Register that indicates the address of the area that will be read next by the
				$V_{\text{R}}4120A.$ After the $V_{\text{R}}4120A$ reads the contents of a MailBox, the value set in
				this register must be changed by VR4120A.



6.2.27 U_TMWA (USB Tx MailBox Write Address Register)

Bits	Field	R/W	Default	Description
31:0 Address R 0		0	Register that indicates the address in the transmit MailBox area to which	
	USB Controller w			USB Controller will write next time.

6.2.28 U_RMSA (USB Rx MailBox Start Address Register)

Bits	Field	R/W	Default	Description	
31:0	31:0 Address R/W 0 Register that indicates the start address of the re		Register that indicates the start address of the receive MailBox area. The		
	V _R 4120A must set a value in this field only at initialization.		V _R 4120A must set a value in this field only at initialization.		

6.2.29 U_RMBA (USB Rx MailBox Bottom Address Register)

Bits	Field	R/W	Default	Description	
31:0	Address R/W 0 Register that indicates the end address of the receive MailBox area. Th		Register that indicates the end address of the receive MailBox area. The		
				VR4120A must set a value in this field only at initialization.	

6.2.30 U_RMRA (USB Rx MailBox Read Address Register)

Bits	Field	R/W	Default	Description
31:0	Address	R/W	0	Register that indicates the address of the area that will be read next by the
				$V_{\text{R}}4120A.$ After the $V_{\text{R}}4120A$ reads the contents of a MailBox, the value set in
				this register must be changed by VR4120A RISC Processor.

6.2.31 U_RMWA (USB Rx MailBox Write Address Register)

Bits	Field	R/W	Default	Description	
31:0	Address R 0		0	Register that indicates the address in the receive MailBox area to which USB	
				Controller will write next time.	



6.3 USB Attachment Sequence

This section describes the sequence that is followed when the μ PD98501 is attached to a USB hub.




Figure 6-2. USB Attachment Sequence

(1) USB port of the μ PD98501 is attached to a HUB.

- (2) Notification that a new device (μ PD98501) has been connected to the HUB is posted to a Host PC.
- (3) The Host PC issues Reset Signaling to reset the port to which the device has been connected.
- (4) Once 10 ms have elapsed, the Host PC halts the issue of the Reset Signaling.
- (5) Notification of the Reset Signaling performed by the Host PC is posted to USB Controller.
- (6) To post notification of the Reset by the Host PC to the VR4120A, the URST bit of the U_GSR2 register is made active.
- (7) The VR4120A reads the U_GSR2 register and, upon finding that the URST bit is active, detects that Reset Signaling has been issued.
- (8) To initialize USB Controller, the VR4120A has to issue the warm-reset to USB Controller.
- (9) Upon the completion of the reset, USB Controller performs initialization by writing a value into each of USB Controller's internal registers.



6.4 Initialization

After USB Controller has been reset, the VR4120A must set several USB Controller registers. The initialization sequence is listed below.

- (1) A desired mode is set into the USB General Mode Register.
- (2) The receive pools are placed in system memory, and the information they contain are set in the following registers:

USB Rx Pool0 Information Register:	(Address: 1000_1050H)
USB Rx Pool0 Address Register:	(Address: 1000_1054H)
USB Rx Pool1 Information Register:	(Address: 1000_1058H)
USB Rx Pool1 Address Register:	(Address: 1000_105CH)
USB Rx Pool2 Information Register:	(Address: 1000_1060H)
USB Rx Pool2 Address Register:	(Address: 1000_1064H)

(3) The transmit/receive MailBoxes are placed in system memory, and the information they contain are set in the following registers:

USB Tx MailBox Start Address Register	(Address: 1000_1070H)
USB Tx MailBox Bottom Address Register	(Address: 1000_1074H)
USB Rx MailBox Start Address Register	(Address: 1000_1080H)
USB Rx MailBox Bottom Address Register	(Address: 1000_1084H)

When Tx MailBox Start Address Register is set, the value in the register is copied to Tx MailBox Read Address Register (Address: 1000_1078H) and Tx MailBox Write Address Register (Address: 1000_107CH). In same way, when Rx MailBox Start Address Register is set, the value in the register is copied to Rx MailBox Read Address Register (Address: 1000_1088H) and Rx MailBox Write Address Register (Address: 1000_108CH).

- (4) A value is written into the MAXP field of the USB EP0 Control Register, the EP1-2 Control Register, the EP3-4 Control Register, and the EP5-6 Control Register. Then, each EndPoint is enabled. The settings made up to this point enable the start of data transmitting/receiving, as well as the ability to respond to Device Configuration from the Host PC.
- (5) Device Configuration is started through EndPoint0. Therefore, a response must be returned to EndPoint0. At this stage, the USB Function Address is allocated. The VR4120A must set that value into the Function Address field in USB General Mode Register (Address: 1000_1000H).

The initialization procedure is completed.

In addition to the above, it may be necessary to write a value into the USB Interrupt Mask Register (Address: 1000_1014H or 1000_101CH) and enable the interrupt.



6.4.1 Receive pool settings

For details of the receive pool settings, see Section 6.6.3 Receive pool settings.

6.4.2 Transmit/receive MailBox settings

After USB Controller transmits a data segment, it indicates the status by writing a transmit indication in 'MailBox' in system memory. During the initialization, the VR4120A must set the MailBoxes. USB Controller uses the MailBoxes as a ring buffer. This buffer is set using four registers for each of transmitting and receiving.

Registers for setting a transmit MailBox

U_TMSA (USB Tx MailBox Start Address Register:	1000_1070H)
U_TMBA (USB Tx MailBox Bottom Address Register:	1000_1074H)
U_TMRA (USB Tx MailBox Read Address Register:	1000_1078H)
U_TMWA (USB Tx MailBox Write Address Register:	1000_107CH)

Registers for setting a receive MailBox

U_RMSA (USB Rx MailBox Start Address Register:	1000_1080H)
U_RMBA (USB Rx MailBox Bottom Address Register:	1000_1084H)
U_RMRA (USB Rx MailBox Read Address Register:	1000_1088H)
U_RMWA (USB Rx MailBox Write Address Register:	1000_108CH)

- **Remarks 1.** When the VR4120A writes the value to U_TMSA firstly after reset, USB Controller automatically copies the value to U_TMRA and U_TMWA internally. Similarly, when VR4120A writes the value to RMSA firstly after reset, USB Controller automatically copies the value to U_RMRA and U_RMWA internally.
 - 2. Do not set the same values for U_TMSA and U_TMBA.
 - **3.** Among those registers used to set the MailBoxes, the VR4120A updates only U_TMRA and U_RMRA. The other registers are written to only as part of initialization. They are not to be written to at any other time.
 - 4. Each receive indication has a two-word configuration. Therefore, the size of the receive MailBox must be an integer multiple of two words.
 - 5. The MailBox areas must be word-aligned.

The configuration of the MailBoxes in system memory is as shown in the Following Figure 6-3.






Figure 6-3. Mailbox Configuration

When USB Controller writes an indication, the write pointer (U_TMWA or U_RMWA) is incremented. Every time that USB Controller writes an indication, it also sets the transmit/receive finish bit of the corresponding EndPoint and, issues an interrupt if it is not masked.

The write pointer is forced to jump to the start address (U_TMSA or U_RMSA) when it reaches the bottom address (U_TMBA or U_RMBA). USB Controller uses the read pointer (U_TMRA or U_RMRA) to prevent the overwriting of those indications that the V_R4120A has not yet read out. The read pointer (U_TMRA or U_RMRA) is managed by the V_R4120A. Each time the V_R4120A reads an indication from a MailBox, it writes the address to be read next time into the read pointer register (U_TMRA or U_RMRA).

When both the write pointer (U_TMWA or U_RMWA) and read pointer (U_TMRA or U_RMRA) point to the same address, USB Controller sets the TMF bit (transmit MailBox full) or RMF bit (receive MailBox full) of the USB General Status Register 1 to indicate the MailBox full state and issues an interrupt if it is not masked.

In the MailBox full status, USB Controller will not issue the next indication. The VR4120A must read an indication from the full MailBox and update the read pointer (U_TMRA or U_RMRA).




6.5 Data Transmit Function

This section explains USB Controller's data transmit function.

6.5.1 Overview of transmit processing

USB Controller divides the data segments in system memory, into USB packets, then transmits them to the Host PC. The V_R4120A sets the size of USB packet in the MAXP field of the EP0 Control Register, the EP1-2 Control Register, the EP3-4 Control Register, and the EP5-6 Control Register (in the example shown below, a value of 64 bytes has been set).





Last USB packet in a data segment will be smaller than the value set in the MAXP field (40 bytes in the example shown above). As a result, the Host PC can identify the boundary between data segments. When the last USB packet size is equal to the value in the MAXP field, a zero-length USB packet will be transmitted after the last item of the divided data in transmit SZLP Mode. In transmit NZLP Mode, a zero-length USB packet is not transmitted. For an explanation of the transmit modes, see Section **6.5.3 Data transmit modes**.

After all the data segments have been transferred, USB Controller writes the "transmit indication" which has transmit status information into the MailBox in system memory.

For an explanation of the transmit indication, see Section 6.5.6 Tx indication.

Data segments transmission time at a given EndPoint can be scheduled upon the issue of the corresponding transmit command. The current transmit status can be determined by reading the contents of the USB Tx EndPoint Status Register (Address: 1000_1048H).

For an explanation of how to issue the transmit command, see Section 6.5.4 VR4120A processing at data transmitting.

6.5.2 Tx buffer configuration

The VR4120A creates a Tx buffer in system memory, then informs USB Controller to transmit data to the Host PC.

The configuration of the Tx buffer is as shown below.






Figure 6-5. Tx Buffer Configuration

A transmit packet is configured by breaking up multiple data buffers in system memory. These data buffers are bundled together in the buffer directory.

The formats of the Buffer directory, Buffer descriptor, and Link Pointer in the Tx buffer are as shown below.



Figure 6-6. Configuration of Transmit Buffer Directory

-Tx Buffer Directory

Buffer Descriptor 0	
Buffer Descriptor 1	
Buffer Descriptor 2	
Buffer Descriptor 3	
Buffer Descriptor 4	
Buffer Descriptor N	
Link Pointer	

-Tx Buffer Descriptor

31	30	29 16	15 0			
L	1	Reserved	Size			
	Buffer Address					

-Tx Link Pointer

31 30 29		0
0 0	Reserved	
	Directory Address	

Tx Buffer Directory:	This is the Tx buffer directory. It contains the buffer descriptor and the link pointer. A single Tx Buffer Directory can accommodate up to 255 buffer descriptors.
Tx Buffer Descriptor:	This is the Tx buffer descriptor. It maintains the data in the Tx BUFFER. When Bit 31 (Last bit) is set, the Buffer Descriptor indicates the last buffer in a packet. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 1, this bit indicates the Buffer Descriptor.
Tx Link Pointer:	 The "Size" field indicates the buffer size. As the buffer size, a value between 1 and 65535 bytes can be set. The "Buffer Address" field indicates the start address of the buffer. This is the link pointer. It points to the next packet directory. Bit31 is usually set to 0. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 0, this bit indicates the Link Pointer. The "Directory Address" field indicates the start address of the next Buffer Directory.



6.5.3 Data transmit modes

USB Controller supports two transmit modes. These modes differ only in whether a zero-length USB packet is transmitted after the last USB packet of a data segment. In all other aspects, they are identical. The transmit mode is switched using the TM bit (Bit 19) of the USB EP1 EndPoint Control Register (Address: 1000_1024H) and USB EP3 EndPoint Control Register (Address: 1000_102CH).

Cautions 1. The setting of the TM bit applies only to EndPoint1 and EndPoint3.

2. When EndPoint0 and EndPoint5 are used to transmit data, only NZLP mode is used.

(1) SZLP (Transmit Zero Length Packet) mode

In this mode, when the last USB packet size of a data segment is equal to the value in the MAXP field, a zerolength packet is transmitted after the completion of data segment transmitting.

When the last packet size is less than the value in the MAXP field, the last Short Packet is transmitted and any zero-length packet is not transmitted.

(2) NZLP (Non Zero Length Packet) mode

In this mode, even when the last USB packet size of a data segment is equal to the value in the MAXP field, any zero-length packet is not transmitted after the last packet transmission.



6.5.4 VR4120A processing at data transmitting

This section explains the processing performed by the VR4120A when transmitting data.




Figure 6-7. VR4120A Processing at Data Transmitting

- (1) First, the VR4120A prepares the data to be transmitted in system memory.
- (2) The VR4120A reads the USB Command Register.
- (3) The VR4120A checks whether the Busy bit of the USB Command Register is set. If the Busy bit is set, it indicates that USB Controller is still executing the previous command. Thus the VR4120A can not issue a new command.
- (4) The VR4120A reads the USB Tx EndPoint Status Register.
- (5) The VR4120A checks whether the EndPoint that is to perform transmission next is in the Busy status. If the EndPoint is Busy, the VR4120A repeats the processing from the reading of the USB Tx EndPoint Status Register.
- (6) The VR4120A issues the Tx command.
- (7) The VR4120A reads the USB General Status Registers 1.
- (8) The VR4120A checks whether transmission has completed.
- (9) The VR4120A reads the contents of the USB Tx Mailbox Read Address Register.
- (10) The VR4120A reads the transmit Indication.
- (11) The VR4120A updates the contents of the USB Tx MailBox Read Address Register.

By issuing a transmit command, the transmission of a data segment can be scheduled.

A transmit command is issued by writing a value into the registers listed below. When writing, it is necessary to write first to the USB Command Extension Register, then the USB Command Register.

If data size field of USB Command Register is "0", USB Controller transmits Zero-Length Packet.

The size of data set by the transmission command and the total size of data buffer to be transmitted have to be the same value.

Figure 6-8. Transmit Command Issue

USB Command Register (40H) 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 Reserved Command Reserved Data Size Specifies EndPoint Number 000: EndPoint0 (Control) 001: EndPoint1 (Isochronous) 010: EndPoint3 (Bulk) 011: EndPoint5 (Interrupt) USB Command Extension Register (44H) 31 16 15 0 Address write start address of Tx data segment

For a given EndPoint, it is possible to schedule the transmitting of up to two data items. Once two data have been scheduled, even if the VR4120A writes a transmit command into the USB Command Register to transmit a third data, that command cannot be accepted until the first scheduled data is transmitted.

The number of data items that are scheduled for transmission can be determined by reading the USB Tx EndPoint Status Register.

Phase-out/Discontinued







Figure 6-9. Transmit Status Register



6.5.5 USB controller processing at data transmitting

This section presents all of the processing performed by USB Controller at data transmitting.





Phase-out/Discontinued

Numbers (1) to (15) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) USB Controller starts transmit processing upon receiving a transmit command from the VR4120A.
- (2) When the command is written, USB Controller sets the Busy bit in USB Command Register to a '1'.
- (3) USB Controller checks whether the EndPoint specified with the transmit command is currently in the Busy status (two data are scheduled to be transmitted).
- (4) If the EndPoint specified with the transmit command is found to be in the Busy status, the command written at (1) is not executed until the specified EndPoint can accept a new Tx command.
- (5) The command written into the USB Command Register and USB Command Extension Register in (1) is copied to an internal register and the Busy bit of the USB Command Register is returned to a '0'.
- (6) USB Controller reads the buffer descriptor.
- (7) USB Controller compares the size of the area remaining in the Tx FIFO with the buffer size of the buffer descriptor read in the previous step.
- (8) If step (7) reveals that the area remaining in the Tx FIFO is smaller, USB Controller transfers the data from the buffer until the Tx FIFO is full by DMA.
- (9) Once the Tx FIFO is full, USB Controller transfers the data to the USB.
- (10) If step (7) reveals that the area remaining in the Tx FIFO is larger, USB Controller transfers all the data in the buffer to the Tx FIFO by DMA.
- (11) USB Controller checks whether the data transferred by DMA is the last data of the data segments to be transmitted to a Host.
- (12) If the data transferred by DMA is not the last to be transmitted, it indicates that the buffer is empty. Therefore, USB Controller reads the next buffer descriptor.
- (13) If the data transferred by DMA is the last to be transmitted, USB Controller transmits the data.
- (14) USB Controller writes a Tx indication in the MailBox.
- (15) USB Controller updates the MailBox write pointer (USB Tx MailBox Write Address Register). It also sets the transmit finish bit of the USB General Status Register 1, and if it is not masked, issues an interrupt to the V_R4120A.



6.5.6 Tx indication

For every data segment to be transmitted, USB Controller writes a Tx indication into the Tx MailBox. After writing a Tx indication, USB Controller sets the transmit completion bit of USB General Status Register1 to 1 and, provided it is not masked, issues an interrupt to the V_R4120A.

The format of the transmit indication is as shown below.

Figure 6-11. Transmit Indication Format

_31	16 15	11 1	0 8	7 3	2 1 (0
Resen	red		Status	Reserved	EPN	

Status: Field that indicates the status upon data transmitting.

Bit10: When set to a '0', indicates that an IBUS error has not occurred.

When set to a '1', indicates that processing is terminated abnormally due to an IBUS error.

- Bit9: When set to a '0', indicates that a buffer underrun did not occur during data transmitting.When set to a '1', indicates that a buffer underrun occurred.This bit is set only when transmitting data to EndPoint1.
- Bit8: When set to a '0', data transmitting is performed in SZLP mode. When set to a '1', data transmitting is performed in NZLP mode. For EndPoint0 and EndPoint5, this bit is usually set to a '1'.
- **EPN:** Field that indicates the EndPoint number.
 - 000: EndPoint0
 - 010: EndPoint1
 - 100: EndPoint3
 - 110: EndPoint5





6.6 Data Receive Function

This section explains USB Controller's data receive function.

6.6.1 Overview of receive processing

USB Controller receives USB packets from the USB, stores them into system memory, and then assembles a single data segment. The VR4120A sets the size of a single USB packet in the MAXP field of the EP0 Control Register, EP1-2 Control Register, EP3-4 Control Register, and EP5-6 Control Register. (The figure shown below is an example when the packet size is set to 64 bytes.)





When the data segments are divided to USB packets with the same byte size as a value set in the MAXP field, the last USB packet of the data segment will be smaller than the value set in the MAXP field (40 bytes in the example shown above). As a result, USB Controller can identify the boundary between data segments. If the last USB buffer size is equal to the value in the MAXP field, a zero-length USB packet will be transmitted from the Host PC to USB Controller after the last USB packet of the data segment.

When placing data received from the USB to system memory, an area to store received USB packet is required in system memory. This area is referred to as the Rx buffer. It must be secured by the VR4120A. For an explanation of the Rx buffer, see Section **6.6.2 Rx Buffer configuration**.

Upon the completion of data segment transfer, USB Controller writes the "Rx indication" into a MailBox in system memory. For an explanation of the Rx modes, see Section **6.6.4 Data receive mode**.



6.6.2 Rx Buffer configuration

Data received from the USB is stored into a receive pool in system memory. USB Controller uses three receive pools. The configuration of the receive pools is shown below.




Figure 6-13. Receive Buffer Configuration

The receive buffer is composed of the Buffer Directory and Data Buffer. The receive buffer is prepared in system memory by the $V_{R}4120A$.

The formats of the Buffer Directory, Buffer descriptor, and Link Pointer are each described below.



Figure 6-14. Receive Descriptor Configuration

-Rx Buffer Directory

31		0
	Buffer Desciptor 0	
	Buffer Desciptor 1	
	Buffer Desciptor 2	
	Buffer Desciptor 3	
	Buffer Desciptor 4	
	Buffer Desciptor N	
	Link Pointer	

-Rx Buffer Descriptor

31	30	29 16	15 0								
L	1	Reserved	Size								
Buffer Address											

-Rx Link Pointer

31 30 29	16 15	0							
0 0	Reserved								
Buffer Directory Address									

Rx Buffer Directory: A Rx Buffer Directory. This is composed of buffer descriptors and a link pointer. A single Rx Buffer Directory can contain up to 255 buffer descriptors. Contains the Rx buffer data. **Rx Buffer Descriptor:** When Bit31 (Last bit) is set to a '1', that Buffer Descriptor indicates the last buffer in the pool. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 1, this bit indicates the Buffer Descriptor. The "Size" field indicates the buffer size. As the buffer size, a value between 1 and 65535 bytes can be set. The "Buffer Address" field indicates the start address of the buffer. **Rx Link Pointer:** This is the link pointer. It indicates the last Buffer Directory. Bit31 is set to 0. Bit30 is used to discriminate between the Buffer Descriptor and Link Pointer. When set to 0, this bit indicates the Link Pointer. The "Buffer Directory Address" field indicates the start address of the next Buffer Directory.



6.6.3 Receive pool settings

USB Controller uses three receive pools.

- Pool0 For EndPoint0 (Control) and EndPoint6 (Interrupt)
- Pool1 For EndPoint2 (Isochronous)
- Pool2 For EndPoint4 (Bulk)

The data in each of these three pools is written into the corresponding registers.

Pool0	USB Rx Pool0 Information Register	(Address: 1000_1050H)
	USB Rx Pool0 Address Register	(Address: 1000_1054H)
Pool1	USB Rx Pool1 Information Register	(Address: 1000_1058H)
	USB Rx Pool1 Address Register	(Address: 1000_105CH)
Pool2	USB Rx Pool2 Information Register	(Address: 1000_1060H)
	USB Rx Pool2 Address Register	(Address: 1000_1064H)

The VR4120A can know the current status of each pool by reading these registers.

The V_R4120A can write values only into the Alert field of three Information Registers above. Other filed must be set using USB Command Register and USB Command Extension Register.

The V_R4120A adds Buffer Directories to each pool by using the USB Command Register (Address: 1000_1040H) and the USB Command Extension Register (Address: 1000_1044H).

To add Buffer Directories to a receive pool, the VR4120A performs the following processing.

- (1) The VR4120A places the Buffer Directory to be added to the pool, and the buffer, in system memory. When multiple Buffer Directories are to be added, they are linked in advance.
- (2) The VR4120A sets the start address of the Buffer Directory to be added into the link pointer to the last Buffer Directory in the list of dependent Buffer Directories in the pool.
- (3) The VR4120A sets the start address of the Buffer Directory to be added into the USB Command Extension Register (Address: 1000_1044H).
- (4) The V_R4120A sets the pool number and size of the Buffer Directory to be added into the USB Command Register (Address: 1000_1040H).

USB	Co	omm	and	Reg	ister	(4)	0H)																									
3	1	30	29	28	27	:	26 25	24	23	22	21	20	19	18	17	16	1	15 14	13	12	11	I 10	9	8	7	6	5	4	3	2	1	0
	Reserved Command Reserved NOD																															
specifies EndPoint Number specifies Number of																																
100: Pool0 Buffer Directory to																																
							101	: Pool	1														be	e add	ed							
							110	: Pool	12																							
USB	Co	omm	and	Exte	ensio	n F	Registe	er (44)	4)																							
3							- 0	,	,							16	1	15														0
																Add	Ire	ss														
																	R	\														
																		ies sta of But														
																		or but														
																		ded	-													

Figure 6-15. Buffer Directory Addition Command

The operation of USB Controller varies with whether any unused Buffer Directories remain in the corresponding pool when the Buffer Directory addition command is written into the USB Command Register.

(a) If any unused Buffer Directories remain in the pool (when the RNOD field in the Pool Information Register is set to grater than 0), USB Controller adds the number in the NOD field of the command to the RNOD field of the Pool Information Register.

Phase-out/Discontinued

(b) When the pool is empty (when the RNOD field in the Pool Information Register is 0), USB Controller loads the value set in the NOD field of the command into the RNOD field of the Pool Information Register. Furthermore, it loads the value written in the USB Command Extension Register into the Pool Address Register.

6.6.4 Data receive mode

USB Controller has different receive processing every EndPoint and receive mode.

The receive mode is determined by RM field (Bits 20:19) in USB EP2 Control Register (Address 1000_1028H) and USB EP4 Control Register (Address 1000_1030H). There are four kinds of receive processing.

- (1) EndPoint0, EndPoint6
- (2) EndPoint2, EndPoint4 Normal Mode
- (3) EndPoint2, EndPoint4 Assemble Mode
- (4) EndPoint2, EndPoint4 Separate Mode


Each processing is explained below.



(1) Reception in EndPoint0, EndPoint6

Same processing is executed without relations in receive mode in EndPoint0, EndPoint6 every time.

Figure 6-16. Data Receiving in EndPoint0, EndPoint6



When USB Controller receives one USB packet, stores it in Data Buffer and write Rx indication to the Mailbox. USB Controller updates the size field and Last field in Buffer Descriptor every USB packet before writing Rx Indication.

(2) EndPoint2, EndPoint4, normal mode

The processing in EndPoint2, EndPoint4 receive Normal mode is explained below.




Figure 6-17. EndPoint2, EndPoint4 Receive Normal Mode


When USB Controller receives one USB packet, stores it in Data Buffer and write Rx indication to the Mailbox. USB Controller updates the size field and Last field in Buffer Descriptor every USB packet before writing Rx Indication.



(3) EndPoint2, EndPoint4, assemble mode

The processing in EndPoint2, EndPoint4 receive Assemble mode is explained below.

Figure 6-18. EndPoint2, EndPoint4 Receive Assemble Mode



In this mode USB Controller issues Rx indication after receiving one data segment.

In other word, after USB Controller writes the Short packet or Zero-Length Packet received from USB to buffer in system memory, USB Controller updates Size field, Last bit in last Buffer Descriptor and issues Rx indication.

(4) EndPoint2, EndPoint4, separate mode

The processing in EndPoint2, EndPoint4 receive separate mode is explained below.




Figure 6-19. EndPoint2, EndPoint4 Receive Separate Mode

In this mode, after USB Controller receives USB packet and stores the data in Rx buffer, it issues Rx indication when a buffer is full. Even if a buffer is full in the middle of USB packets, it issues indication. After that, processing of storing the USB packet to next buffer continues.

It does not execute to update Size field, Last bit in Buffer Descriptor.



6.6.5 VR4120A receive processing

This section explains the processing that the VR4120A must perform when data is being received.




Figure 6-20. VR4120A Receive Processing

Numbers (1) to (7) do not indicate the order in which the $V_{R}4120A$ must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) First, as part of initialization, the VR4120A must set Pool configuration.
- (2) For receiving, the VR4120A must add Buffer Directories to the Pool, if necessary.
- (3) The VR4120A reads the USB General Status Register.
- (4) The VR4120A checks whether receiving has ended.
- (5) If receiving has ended, the VR4120A reads USB Rx MailBox Read Address Register (Address: 1000_1088H) to determine the address of MailBox VR4120A must read in the next time.
- (6) Then, the VR4120A reads the Rx indication from the indicated MailBox.
- (7) The V_R4120A updates the USB Rx MailBox Read Address Register.




6.6.6 USB controller receive processing

This section presents all of the processing performed by USB Controller at data receiving.

6.6.6.1 Normal mode

The following figure illustrates the receive operations performed by USB Controller in Normal Mode.





Numbers (1) to (9) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.


- (1) USB Controller is in the status where it waits to receive data (USB Packets) from the USB.
- (2) USB Controller receives data (USB Packets) from the USB. As it is receiving the data, USB Controller performs NRZI decoding, CRC check, and Bit Stuffing Error check.
- (3) USB Controller stores the received data into the FIFO.
- (4) USB Controller starts to fetch a new buffer descriptor.
- (5) USB Controller checks whether the fetched buffer descriptor is a link pointer or not.
- (6) If the fetched buffer descriptor is a link pointer, USB Controller updates the Pool Information Registers and restarts to fetch a new buffer descriptor.
- (7) USB Controller then DMA-transfers data from the FIFO to system memory.
- (8) If USB Controller finds that the transferred data is the last data, renews the Size field and Last bit of Buffer Descriptor and writes the Rx indication into the prepared Mailbox.
- (9) USB Controller updates the write pointer of the MailBox (Rx MailBox Write Address Register Address: 1000_108CH). Also, it sets the receive completion bit of the USB General Status Register 1 and issues an interrupt to the V_R4120A if it is not masked.


Phase-out/Discontinued



6.6.6.2 Assemble mode

The following figure illustrates the receive operations performed by USB Controller in Assemble Mode.





Numbers (1) to (11) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.


- (1) USB Controller is in the status where it waits to receive data (USB Packets) from the USB.
- (2) USB Controller receives data (USB Packets) from the USB. As it is receiving the data, USB Controller performs NRZI decoding, CRC check, and Bit Stuffing Error check.
- (3) USB Controller stores the received data into the FIFO.
- (4) USB Controller checks whether there is buffer remaining in system memory area or not (checks if USB Controller should fetch new buffer descriptor or not).
- (5) If the buffer is not remaining in system memory area, USB Controller starts to fetch new buffer descriptor.
- (6) USB Controller checks whether the fetched buffer descriptor is a link pointer or not.
- (7) If the fetched buffer descriptor is a link pointer, USB Controller updates the Pool Information Registers and restarts to fetch a new buffer descriptor.
- (8) USB Controller then DMA-transfers data from the FIFO to system memory.
- (9) USB Controller checks whether the DMA-transferred data is the last data of a segment.
- (10) If USB Controller finds that the transferred data is the last data, updates the Size field and Last bit of Buffer Descriptor and writes the Rx indication into the prepared Mailbox.
- (11) USB Controller updates the write pointer of the MailBox (Rx MailBox Write Address Register Address: 1000_108CH). Also, it sets the receive completion bit of the USB General Status Register 1 and issues an interrupt to the V_R4120A if it is not masked.


Phase-out/Discontinued



6.6.6.3 Separate mode

The following figure illustrates the receive operations performed by USB Controller in Separate Mode.





Numbers (1) to (12) do not indicate the order in which USB Controller must perform processing. Instead, these numbers correspond to those in the following explanation.

- (1) USB Controller is in the status where it waits to receive data (USB Packets) from the USB.
- (2) USB Controller receives data (USB Packets) from the USB. As it is receiving the data, USB Controller performs NRZI decoding, CRC check, and Bit Stuffing Error check.
- (3) USB Controller stores the received data into the FIFO.
- (4) USB Controller checks whether there is buffer remaining in system memory area or not (checks if USB Controller should fetch new buffer descriptor or not).
- (5) If the buffer is not remaining in system memory area, USB Controller starts to fetch new buffer descriptor.
- (6) USB Controller checks whether the fetched buffer descriptor is a link pointer or not.
- (7) If the fetched buffer descriptor is a link pointer, USB Controller updates the Pool Information Registers and restarts to fetch a new buffer descriptor.
- (8) USB Controller then DMA-transfers data from the FIFO to system memory.
- (9) USB Controller checks whether the DMA-transferred data is less than Max Packet Size.
- (10) USB Controller checks whether buffer area becomes full or not.
- (11) USB Controller updates the Size field and Last bit of Buffer Descriptor and writes the Rx indication into the prepared Mailbox.
- (12) USB Controller updates the write pointer of the MailBox (Rx MailBox Write Address Register Address: 1000_108CH). Also, it sets the receive completion bit of the USB General Status Register 1 and issues an interrupt to the V_R4120A if it is not masked.

Phase-out/Discontinued



6.6.7 Detection of errors on USB

USB Controller has some functions which detect some errors on the USB. Errors shown in figure below are related to Isochronous EndPoint and SOF packet.




Figure 6-24. USB Timing Errors

- (1) If "Loss of Data" error has occurred, EP2ND bit (Bit 5) in USB General Status Register 2 will be set. The other action of USB Controller for this error is explained in next section (Section **6.6.8**).
- (2) If "Loss of SOF" error has occurred, SL bit (Bit 0) in USB General Status Register 2 will be set. In this case, USB Controller only reflect the error to USB General Status Register.
- (3) If "Extra Data" error has occurred, EP2ED bit (Bit 6) in USB General Status Register 2 will be set. In this case, USB Controller only reflect the error to USB General Status Register.
- (4) If "Extra SOF" error has occurred, ES bit (Bit 1) in USB General Status Register 2 will be set. In this case, USB Controller only reflect the error to USB General Status Register.

USB Controller can detect the other Error listed below.

Isochronous data oversize error: If received data packet size is over Max Packet Size of EndPoint2, USB Controller will set EP2OS bit (Bit 7) in USB General Status Register 2.
 Incorrect EndPoint Number: If received IN/OUT TOKEN packet includes the EndPoint Number which is not enabled by VR4120A or which is over 7, USB Controller will set IEA bit (Bit 19) in USB General Status Register 2.



No data in EndPoint1 Tx FIFO:
If IN TOKEN packet for EndPoint2 comes when Tx FIFO for EndPoint2 is not ready, USB Controller will not transmit any data to USB and will set EP1ND bit (Bit 2) in USB General Status Register 2.
Extra Token on EndPoint1:
If IN TOKEN packet for EndPoint2 comes which between two SOFs, USB Controller will set EP1ET bit (Bit 3) in USB General Status Register 2. In this case, USB Controller will transmit data only once.
No Token on EndPoint1:
If IN TOKEN packet for EndPoint2 does not come between two SOFs, USB Controller will set EP1NT bit (Bit 4) in USB General Status Register 2.



6.6.8 Rx data corruption on Isochronous EndPoint

On Isochronous Rx EndPoint (EP2), one data packet comes per one frame.

If any Isochronous data packet doesn't come between two SOF packet, it is assumed that Isochronous data is corrupted.

In the case of corruption, action of USB Controller varies according to Rx Mode.

(a) Rx normal mode

USB Controller sets EP2ND (EndPoint2 No Data) bit (Bit 6) in USB General Status Register 2.

USB Controller doesn't write any Rx indications.

USB Controller doesn't write any data to Data Buffer on system memory.

(b) Rx assemble mode

USB Controller sets EP2ND (EndPoint2 No Data) bit (Bit 6) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs).

USB Controller writes Rx indications which indicates that received data is corrupted on Isochronous EndPoint.

(c) Rx separate mode

USB Controller sets EP2ND (EndPoint2 No Data) bit (Bit 6) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs).

USB Controller writes Rx indications which indicates that received data is corrupted on Isochronous EndPoint.

Example

When USB Controller receives USB Packet in Rx Assemble Mode or Rx Separate Mode, if data corruption occurs on Isochronous Rx EndPoint (EndPoint4), Data Buffers becomes as **Figure 6-25**.

Shaded area in following figure is filled by valid data. If USB Controller detects that data is corrupted, next data must be stored in Data Buffer which keeps area for corrupted data. Corrupted data area is equal to Max Packet Size of Isochronous Rx EndPoint (EndPoint2).






Figure 6-25. Example of Buffers Including Corrupted Data

6.6.9 Rx FIFO overrun

On Isochronous Rx EndPoint (EP2), if data reading from Rx FIFO is delayed by some problem, Rx FIFO Overrun will occur.

In the case of corruption, action of USB Controller varies according to Rx Mode.


(a) Rx normal mode

USB Controller sets EP2FO (EndPoint2 No Data) bit (Bit 9) in USB General Status Register 2.

USB Controller writes the Rx indications which indicates that EP2 FIFO Overrun has occurred.

USB Controller doesn't write any dummy data to Data Buffer on system memory.

Phase-out/Discontinued



USB Controller sets EP2FO (EndPoint2 No Data) bit (Bit 9) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs) so that the sum of received data and dummy data becomes equal to Max Packet Size.

After USB Controller receives "USB short packet", USB Controller writes Rx indications which indicates that EP2 FIFO Overrun has occurred.

(c) Rx separate mode

USB Controller sets EP2FO (EndPoint2 No Data) bit (Bit 9) in USB General Status Register 2.

USB Controller writes dummy data to Data Buffer (In fact, USB Controller only increment pointer which addresses Data Buffer by Max Packet Size. No DMA transfer occurs) so that the sum of received data and dummy data becomes equal to Max Packet Size.


USB Controller writes Rx indications which indicates that EP2 FIFO Overrun has occurred.

6.6.10 Rx indication

For every data segment that it receives, USB Controller writes a receive indication into the receive MailBox. After writing a receive indication, USB Controller sets the receive completion bit of the USB General Status Register to a '1' and, issues an interrupt if it is not masked.

The format of the receive indication is as shown below.

Figure 6-26. Receive Indication Format



Remark Bit28 to Bit26 are reserved.

EPN: Field that indicates the EndPoint number.

- 001: EndPoint0
- 011: EndPoint2
- 101: EndPoint4
- 111: EndPoint6

Status: Field that indicates the status upon data receiving.

Bit25: When set to a '0', indicates that a data corruption did not occur on EndPoint2.

When set to a '1', indicates that a data corruption occurred on EndPoint2.

Bit24: When set to a '0', indicates that an internal bus error has not occurred.When set to a '1', indicates that processing terminated abnormally due to an internal bus error.When this bit is set to 1, the Address field has no meaning.

Bit23: When set to a '0', indicates that the received data is other than a USB Setup packet.When set to a '1', indicates that the received data is a USB Setup packet.This bit is set only when receiving the data from the Control EndPoint (EndPoint0). If data is received from any other EndPoint, this bit is not set.



- Bit22: When set to a '0', indicates that a buffer overrun did not occur. When set to a '1', indicates that a buffer overrun occurred. This bit is set only when receiving the data from the EndPoint1.
- Bit21: Reserved.
- Bit20: When set to a '0', indicates that a CRC error has not occurred.
 When set to a '1', indicates that a CRC error has occurred.
 When this bit is set to 1 when receiving data from the Isochronous EndPoint (EndPoint2), it indicates that the data stored in system memory includes a CRC error.
 This bit is set only when receiving the data from the EndPoint2.
 In the assemble mode, this bit is set only the following case; the USB packet which is received at last has error.
- Bit19: When set to a '0', indicates that a Bit Stuffing Error has not occurred.
 When set to a '1', indicates that a Bit Stuffing Error has occurred.
 When this bit is set to 1 when receiving data from the Isochronous EndPoint (EndPoint2), it indicates that the data stored in system memory contains a Bit Stuffing Error.
 This bit is set only when receiving the data from the EndPoint2.
 In the assemble mode, this bit is set only the following case; the USB packet which is received at last has error.
- Bit18: When set to a '0', indicates that the size of the received data is up to 65535 bytes. When set to a '1', indicates that the size of the received data is greater than 65535 bytes.
- Bit17-16: When set to 00 or 01, indicates that data is received in Normal Mode.When set to 10, indicates that data is received in Assemble Mode.When set to 11, indicates that data is received in Separate Mode.When using EndPoint0 and EndPoint6, this field should be set to 00.
- Size: Indicates the size of the received data. When the size of the received data exceeds 65535 (FFFFH) bytes, Bit18 is set to 1, and this field will contain 65535 (FFFFH).

Address: Indicates the start address of the buffer into which the received data is stored.



6.7 Power Management

USB Controller has a built in feature that allows it to use interrupts to inform the VR4120A of its having received Suspend or Resume signaling from a Host PC. When the VR4120A receives a Suspend or a Resume, it must perform the appropriate processing.

Also, for those instances when the port to which the μ PD98501 is connected is in the Suspend status (the μ PD98501 is in the Suspend status), USB Controller has a function for issuing Remote Wake Up signaling to switch the Suspend status to Resume.

As a result, even if the μ PD98501 is in the Suspend status, data that arrives from the line (ADSL) is not discarded but can be passed to a Host PC.

The following sections explain each of the sequences.

6.7.1 Suspend

The Suspend sequence is as shown below.




Figure 6-27. Suspend Sequence

- (1) The host places the USB in the Suspend status. Traffic stops flowing through the USB.
- (2) After 3 ms there is no traffic through the USB. Therefore, all of the devices connected to the USB shift to the Suspend status. In the same way, USB Controller also enters the Suspend status. During DMA transfer is being performed, however, USB Controller does not enter the Suspend status until after the completion of DMA transfer.
- (3) USB Controller sets the USPD bit (Bit16) of the USB General Status Register 2 (Address: 1000_1018H) to a '1', then issues an interrupt to the VR4120A if interrupt is not masked.
- (4) The VR4120A receives the interrupt from USB Controller, reads the USB General Status Register 2 and, as a result, determines that the USB is in the Suspend status.


The V_R4120A is not permitted to write to other than USB Controller's USB General Mode Register and USB Interrupt Mask Register 2 while USB Controller is in the Suspend status. Otherwise, after USB Controller enters the Resume status, its operation will be unpredictable.



6.7.2 Resume

The Resume sequence is shown below.

Figure 6-28. Resume Sequence



- (1) The Host PC starts Resume Signaling. The Resume Signaling is passed to every device connected to the USB.
- (2) After at least 20 ms have elapsed, the Host PC stops the Resume Signaling then performs EOP Signaling for a 2bit-time duration.
- (3) This causes the Host PC to terminate its Resume processing.
- (4) USB Controller receives the Resume Signaling.
- (5) USB Controller sets the URSM bit (Bit 18) of the USB General Status Register 2 (Address: 1000_1018H) to a '1', then issues an interruption to the VR4120A. If clock supplement is stopped, VR4120A has to check "usbwakeup_p" signal instead of "URSM" bit.
- (6) The V_R4120A receives the interruption from USB Controller and, as a result, determines that the USB has entered the Resume status.

After USB Controller enters the Resume status, it continues with the transmit/receive processing it was performing immediately before it entered the Suspend status.

6.7.3 Remote wake up

The Remote Wake Up sequence is shown below.




Figure 6-29. Remote Wake Up Sequence

- (1) Here, it is assumed that the USB is in the Suspend status. Data is received from other block.
- (2) The V_R4120A sets the RR bit (Bit 0) of the USB General Mode Register in order to switch the USB in the Suspend status to the Resume status.
- (3) Once the RR bit of the USB General Mode Register has been set, USB Controller starts K-state Signaling for the USB.
- (4) The VR4120A can continue to set transmit data for the USB. Specifically, the VR4120A prepares transmit data in system memory, then writes data into the USB Command Register (Address: 1000_1040H) and the USB Command Extension Register (Address: 1000_1044H).
- (5) USB Controller continues K-state Signaling for 5 ms, then terminates the signaling.
- (6) The Host PC, upon receiving the K-state Signaling, broadcasts RESUME signaling. This RESUME signaling continues for a minimum of 20 ms.
- (7) Once at least 20 ms have elapsed, the Host PC terminates RESUME Signaling, then issues EOP Signaling for a 2 bit-time duration.
- (8) As a result of this sequence, Remote Wake Up is terminated, and the transaction being performed by the USB is restarted.



6.8 Receiving SOF Packet

USB Controller can receive SOF Packets, and check if Frame Number is incremented correctly. In addition, USB Controller can detect the timing skew of SOF Packet.

6.8.1 Receiving SOF Packet and updating the Frame Number

After USB Controller receives a SOF Packet, FN field in USB Frame Number/Version Register (Address: 1000_1004H) is updated. After FN field is updated, FW bit (Bit 21) in USB General Status Register 2 (Address: 1000_1018H) is set to a '1'.

6.8.2 Updating Frame Number automatically

If received SOF Packet has incorrect Frame Number, USB Controller can execute one of two processes shown below.

- USB Controller reflects the incorrect Frame Number to FN field directly.
- USB Controller increments Frame Number automatically and write the incremented value to FN field.

The policy of updating FN field is shown in following table:


Case	AU bit Note	FN field	USB General Status Register 2
Correct SOF	0	Just load the received Frame Number	FW bit is set to 1
	1	Just load the received Frame Number	FW bit is set to 1
Loss of SOF	0	Not updated	SL bit is set to 1
	1	Increment the current FN	FW bit and SL bit are set to 1
Extra SOF	0	Not updated	ES bit is set to 1
	1	Not updated	ES bit is set to 1
Bit Stuff Error	0	Just load the received Frame Number	FW bit is set to 1
	1	Increment the current FN	FW bit is set to 1
CRC Error	0	Just load the received Frame Number	FW bit is set to 1
	1	Increment the current FN	FW bit is set to 1
Incorrect Frame Number	0	Just load the received Frame Number	FW bit is set to 1
	1	Increment the current FN	FW bit is set to 1

Note AU bit is in the USB General Mode Register (Address: 1000_1000H).

6.8.3 Checking if the skew of SOF arrival time is allowable of not


The allowable SOF skew can be defined by SOFINTVL field in the USB General Mode Register (Address: 1000_1000H).

Figure 6-30. Allowable Skew for SOF



SOFINTVL field is set to 18H (24 clocks) at default. This is 0.05 % of 48000 clocks (1 msec). The value of SOFINTVL should be set before the first SOF packet comes.

Phase-out/Discontinued



USB Controller features a built-in loopback function for test purposes.

To enable the loopback function, set the LE bit (Bit 1) of the USB General Mode Register to 1.

Once the loopback function has been activated, USB Controller gets the data from system memory and places it into the Tx FIFO. The data is returned by the EndPoint Controller. The returned data is written into the Rx FIFO, after it is returned to system memory.

Transmitting and receiving should be performed using the normal settings. The Tx and Rx indications are issued as normal.

The internal data flow is as shown below.




Figure 6-31. Data Flow in Loopback Mode

As shown in the figure, in loopback mode data reception from the USB and data transmission to the USB are not performed. All data is returned by the EndPoint Controller.

Following table indicates the Endpoint which is used to transmit data and the Endpoint at which the data will be received.

Tx EndPoint	Rx EndPoint
EndPoint0 (Control)	EndPoint0 (Control)
EndPoint1 (Isochronous)	EndPoint2 (Isochronous)
EndPoint3 (Bulk)	EndPoint4 (Bulk)
EndPoint5 (Interrupt)	EndPoint6 (Interrupt)



6.10 Example of Connection

USB Controller is connected to the µPD98501 internal USB I/O buffer as shown in the following Figure 6-32.




Figure 6-32. Example of Connection

When designing a PCB, it is necessary to connect a 1.5 k Ω pull-up resistor between the D+ pin and the 3.3 V power supply to indicate the presence of a full-speed device.

To avoid current floating on the integrated USB Buffer it is recommended to place a 51 k Ω pull-down resistor between the D- pin and the GND.

The circuit must be designed such that the μ PD98501 power supply is turned on and off together with the external 3.3 V power supply. If the μ PD98501 power supply is off, but the external 3.3 V power supply is on, the USB HUB connected to the μ PD98501 will assume that a new device has been connected but, because the μ PD98501 power is off, no response can be returned.

For details of the electrical specifications of the USB, refer to USB Specification 1.1.


CHAPTER 7 UART

Phase-out/Discontinued

7.1 Overview

UART is a serial interface that conforms to the RS-232C communication standard and is equipped with two onechannel interfaces, one for transmission and one for reception. This unit is functionally compatible with the NS16550D.

7.2 UART Block Diagram



★ 7.3 Registers

This controller uses the NEC NA16550L Mega-Function as its internal UART. This UART is functionally identical to the National Semiconductor NS16550D. Refer to the NEC "User's Manual. Mega FunctionNA16550L" for more information and programming details.

7.3.1 Register map

Offset Address	Register Name	R/W	Access	Description
1000_0080H	UARTRBR	R	W/H/B	UART, Receiver Buffer Register [DLAB=0,READ]
1000_0080H	UARTTHR	W	W/H/B	UART, Transmitter Holding Register [DLAB=0,WRITE]
1000_0080H	UARTDLL	R/W	W/H/B	UART, Divisor Latch LSB Register [DLAB=1]
1000_0084H	UARTIER	R/W	W/H/B	UART, Interrupt Enable Register [DLAB=0]
1000_0084H	UARTDLM	R/W	W/H/B	UART, Divisor Latch MSB Register [DLAB=1]
1000_0088H	UARTIIR	R	W/H/B	UART, Interrupt ID Register [READ]
1000_0088H	UARTFCR	W	W/H/B	UART, FIFO control Register [WRITE]
1000_008CH	UARTLCR	R/W	W/H/B	UART, Line control Register
1000_0090H	UARTMCR	R/W	W/H/B	UART, Modem Control Register
1000_0094H	UARTLSR	R/W	W/H/B	UART, Line status Register
1000_0098H	UARTMSR	R/W	W/H/B	UART, Modem Status Register
1000_009CH	UARTSCR	R/W	W/H/B	UART, Scratch Register

Remarks 1. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

"- " means "not accessible".

- 2. All internal registers are 32-bit word-aligned registers.
- **3.** The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 4. Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 5. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 6. In the "Access" filed,

"W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- 7. Write access to the read-only register cause no error, but the write data is lost.
- 8. The CPU can access all internal registers, but IBUS master device cannot access them.

Phase-out/Discontinued



7.3.2 UARTRBR (UART Receiver data Buffer Register)

This register holds receive data. It is only accessed when the Divisor Latch Access bit (DLAB) is cleared in the UARTLCR.

Bits	Field	R/W	Default	Description
31:8	Reserved	R	0	Hardwired to 0.
7:0	UDATA	R	-	UART receive data (read only) when DLAB = 0.

7.3.3 UARTTHR (UART Transmitter data Holding Register)

This register holds transmit data. It is only accessed when the Divisor Latch Access bit (DLAB) is cleared in the UARTLCR.

Bits	Field	R/W	Default	Description
31:8	Reserved	W	0	Hardwired to 0.
7:0	UDATA	W	-	UART transmit data (write only) when DLAB = 0.

7.3.4 UARTIER (UART Interrupt Enable Register)

This register is used to enable UART interrupts. It is only accessed when the Divisor Latch Access bit (DLAB) is set in the UARTLCR. The UARTIM (bit2 in Interrupt Mask Register "S_IMR") is a global enable for interrupt sources enabled by this register.

Bits	Field	R/W	Default	Description
31:4	Reserved	R/W	0	Hardwired to 0.
3	ERBMI	R/W	0	UART Modem status Interrupts:
				1 = Enable Modem status change interrupt
				0 = Disable such interrupts
				Modem status changes are reported to UARTMSR
2	ERBLI	R/W	0	UART Line status Interrupts:
				1 = Enable Line status error interrupt
				0 = Disable such interrupts
				Line status error interrupt state reported to UARTLSR
1	ERBEI	R/W	0	UART Transmitter Buffer empty Interrupt:
				1 = Enable Transmitter Buffer empty interrupt
				0 = Disable such interrupts
				Transmitter Buffer empty state reported to UARTLSR
0	ERBFI	R/W	0	UART Receive data Buffer Full Interrupt
				1 = Enable receive-data-available interrupt
				0 = Disable such interrupts
				Receive data-Buffer-Full state reported to UARTLSR



7.3.5 UARTDLL (UART Divisor Latch LSB Register)

This register is used to set the divisor (division rate) for the baud rate generator. The data in this register and the lower 8-bit data in UARTDLM register are together handled as 16-bit data.

Bits	Field	R/W	Default	Description
31:8	Reserved	R/W	0	Hardwired to 0.
7:0	DIVLSB	R/W	-	UART divisor latch (see Table 7-1):
				Only accessed when DLAB = 1 in UARTLCR

7.3.6 UARTDLM (UART Divisor Latch MSB Register)

This register is used to set the divisor (division rate) for the baud rate generator. The data in this register and the lower 8-bit data in UARTDLL register are together handled as 16-bit data.

Bits	Field	R/W	Default	Description
31:8	Reserved	R/W	0	Hardwired to 0.
7:0	DIVLSB	R/W	-	UART divisor latch (see Table 7-1):
				Only accessed when DLAB = 1 in UARTLCR

Baud Rate	UART Source Clock Frequency								
[bps]	18.432	MHz	33.000	MHz	50.000	50.000 MHz			
	(Use Extern	nal Clock)	(CPU Clock	= 66 MHz)	(CPU Clock =	= 100 MHz)			
	Divisor	Error	Divisor	Error	Divisor	Error			
50	23040 (5A00H)	0	41250 (A122H)	>1 %	62500 (F424H)	0			
75	15360 (3C00H)	0	27500 (6B6CH)	>1 %	41667 (A2C3H)	>1 %			
110	10473 (28E9H)	0	18750 (493EH)	>1 %	28409 (6EF9H)	>1 %			
134.5	8565 (2175H)	0	15335 (3BE7H)	>1 %	23234 (5AC2H)	>1 %			
150	7680 (1E00H)	0	13750 (35B6H)	>1 %	20833 (5161H)	>1 %			
300	3840 (F00H)	0	6875 (1ADBH)	>1 %	10417 (28B1H)	>1 %			
600	1920 (780H)	0	3438 (D6EH)	>1 %	5208 (1458H)	>1 %			
1200	920 (398H)	0	1719 (6B7H)	>1 %	2604 (A2CH)	>1 %			
1800	640 (280H)	0	1146 (47AH)	>1 %	1736 (6C8H)	>1 %			
2000	573 (23DH)	0	1031 (407H)	>1 %	1562 (61AH)	>1 %			
2400	480 (1E0H)	0	859 (35BH)	>1 %	1302 (516H)	>1 %			
3600	320 (140H)	0	573 (23DH)	>1 %	868 (364H)	>1 %			
4800	240 (F0H)	0	430 (1AEH)	>1 %	651 (28BH)	>1 %			
7200	160 (A0H)	0	286 (11EH)	>1 %	434 (1B2H)	>1 %			
9600	120 (78H)	0	215 (D7H)	>1 %	326 (146H)	>1 %			
19200	60 (3CH)	0	107 (6BH)	>1 %	163 (A3H)	>1 %			
38400	30 (1EH)	0	54 (36H)	>1 %	81 (51H)	>1 %			
56000	21 (15H)	2.04 %	37 (25H)	>1 %	56 (38H)	>1 %			
128000	9 (9H)	0	16 (10H)	>1 %	24 (18H)	1.69 %			
144000	8 (8H)	0	14 (EH)	2.25 %	22 (16H)	1.38 %			
192000	6 (6H)	0	11 (BH)	2.41 %	16 (10H)	1.69 %			
230400	5 (5H)	0	9 (9H)	>1 %	14 (EH)	3.22 %			
288000	4 (4H)	0	7 (7H)	2.25 %	11 (BH)	1.38 %			
384000	3 (3H)	0	5 (5H)	6.90 %	8 (8H)	1.69 %			
576000	2 (2H)	0	4 (4H)	11.7 %	5 (5H)	7.83 %			
1152000	1 (1H)	0	2 (2H)	11.7 %	3 (3H)	10.6 %			

Table 7-1. Correspondence between Baud Rates and Divisors

Remark If UCSEL bit in the S_GMR Register is set, The external UART clock "URCLK" is used as UART source clock.

If UCSEL bit is reset, 1/2 of CPU clock is used as UART source clock.



7.3.7 UARTIIR (UART Interrupt ID Register)

This register indicates priority levels for interrupts and existence of pending interrupt. From highest to lowest priority, these interrupts are receive line status, receive data ready, character timeout, transmit holding register empty, and modem status. The content of UARTIIR [3] bit is valid only in FIFO mode, and it is always 0 in 16550 mode. UARTIIR [2] bit becomes 1 when UARTIIR [3] bit is set to 1.

Bits	Field	R/W	Default	Description
31:8	Reserved	R	0	Hardwired to 0.
7:6	UFIFOEN	R	00	UART FIFO is enable (read only):
				Both bits set to 1 when the transmit/receive FIFO is enabled in the
				UFIFOEN0 bit is set in the UARTFCR.
5:4	Reserved	R	00	Hardwired to 0.
3:1	UIID	R	000	Indicates the priority level of pending interrupt:
				011 = 1st Priority: Receiver Line status
				Overrun Error, Parity, Framing Error, or Break interrupt
				010 = 2nd Priority: Received data available
				Receiver Data Available or Trigger Level Reached
				110 = 3rd Priority: Character timeout indication
				No change in receiver FIFO during the last four character times and FIFO is not empty.
				001 = 4th Priority: Transmitter holding Register Empty
				000 = 5th Priority: Modem Status (CTS_L, DSR_L or DCD_L.)
0	INTPENDL	R	1	Pending interrupts
				0 = UART Interrupt pending (read only)
				1 = No UART interrupt pending

Remark The µPD98501 does NOT support the FIFIO mode, thus the UFIFOEN field will show zero.



7.3.8 UARTFCR (UART FIFO Control Register)

This register is used to control the FIFOs: enable FIFO, clear FIFO, and set the receive FIFO trigger level.

Bits	Field	R/W	Default	Description
31:8	Reserved	W	0	Hardwired to 0.
7:6	URFTR	W	00	UART Receive FIFO Trigger level.
				When the trigger level is reached, a Receive-buffer-Full interrupt is
				generated, if enable by the ERBFI bit in the UARTIER. Number of bytes in
				Receive FIFO is following.
				00 = 1 byte
				01 = 4 bytes
				10 = 8 bytes
				11 = 14 bytes
5:4	Reserved	W	0	Hardwired to 0.
3	FIFOMD	W	0	Switch between 16550 mode and FIFO mode
				1 = From 16550 mode to FIFO mode
				0 = From FIFO mode to 16550 mode
2	UTFRST	W	0	UART Transmitter FIFO Reset. (write-only)
				1 = clear transmit FIFO and reset counter.
				0 = no clear.
1	URFRST	W	0	UART Receiver FIFO Reset. (write-only)
				1 = clear receive FIFO and reset counter.
				0 = no clear.
0	UFIFOEN0	W	0	UART Receiver FIFO Enable. (write-only):
				1 = enable receive and transmit FIFOs.
				0 = disable and clear receive and transmit FIFOs.



7.3.9 UARTLCR (UART Line Control Register)

This register is used to specify the format for asynchronous communication and exchange and to set the divisor latch access bit. Bit 6 is used to send the break status to the receive side's UART. When bit 6 = 1, the serial output (URSDO) is forcibly set to the spacing (0) state. The setting of bit 5 becomes valid according to settings in bits 4 and 3.

Bits	Field	R/W	Default	Description
31:8	Reserved	R/W	0	Hardwired to 0.
7	DLAB	R/W	0	Divisor Latch access bit.
				1 = access baud-rate divisor at offset 84H
				0 = access URSDO/URSDI and IE at offset 84H
				When this bit is set, UART accesses the UART Divisor Latch LSB Register (UARTDLM) at offset 84H. When cleared, the UART accesses the Receiver Data Buffer Register (UARTRBR) on reads at offset 80H, the UARTTHR on writes at offset 80H, and UARTIER on any accesses at offset 84H.
6	USB	R/W	0	Send Break
				1 = force URSDO signal output Low
				0 = normal operation
5	USP	R/W	0	Stick parity.
				1 = force URSDO signal output Low
				0 = normal operation
4	EPS	R/W	0	Parity select.
				1 = even parity
				0 = odd parity
3	PEN	R/W	0	Parity enable.
				1 = generate parity on writes, check it on reads.
				0 = no parity generation or checking.
				For the UART, even or odd parity can be generated or checked, as specified in Bit 4 (EPS).
2	STB	R/W	0	Number of stop bits.
				1 = 2 bits, except 1.5 stop bits for 5bits / words (WLS = 00)
				0 = 1 bit
1:0	WLS	R/W	00	Word length select.
				11 = 8 bits
				10 = 7 bits
				01 = 6 bits
				00 = 5 bits



7.3.10 UARTMCR (UART Modem Control Register)

This register controls the state of external URDTR_B and URRTS_B modem-control signals and of the loop-back test.

Bits	Field	R/W	Default	Description
31:5	Reserved	R/W	0	Hardwired to 0.
4	LOOP	R/W	0	Loop-Back Test.
				1 = loop-back.
				0 = normal operation.
				This is an NEC internal test function.
3	OUT2	R/W	0	Out 2 (internal signal).
				1 = OUT2_B (internal) state active.
				0 = OUT2_B (internal) state inactive (reset value).
				This is a user-defined bit that has no associated external signal. Software can write to the bit, but this has no effect.
2	OUT1	R/W	0	Out 1 (internal signal).
				1 = OUT1_B (internal) state active.
				0 = OUT1_B (internal) state inactive (reset value).
				This is a user-defined bit that has no associated external signal. Software can write to the bit, but this has no effect.
1	RTS	R/W	0	Request To Send.
				1 = negate URRTS_B signal.
				0 = assert URRTS_B signal.
0	DTR	R/W	0	Data Terminal Ready.
				1 = negate URDTR_B signal.
				0 = assert URDTR_B signal.



7.3.11 UARTLSR (UART Line Status Register)

This register reports the current state of the transmitter and receiver logic.

Bits	Field	R/W	Default	Description
31:8	Reserved	R/W	0	Hardwired to 0.
7	RFERR	R/W	0	Receiver FIFO Error.
				1 = parity, framing, or break error in receiver buffer. Note
				0 = no such error.
6	TEMT	R/W	1	Transmitter Empty.
				1 = transmitter holding and shift registers empty.
				0 = transmitter holding or shift register not empty.
5	THRE	R/W	1	Transmitter Holding Register Empty.
				1 = transmitter holding register empty.
				0 = transmitter holding register not empty.
				Transmit data is stored in the UART Transmitter Data
				Holding Register (UARTTHR)
4	BI	R/W	0	Break Interrupt.
				1 = break received on URSDI signal.
				0 = no break.
3	FE	R/W	0	Receive-Data Framing Error.
				1 = framing error on receive data.
				0 = no such error.
2	PE	R/W	0	Receive-Data Parity Error.
				1 = parity error on receive data.
				0 = no such error.
1	OE	R/W	0	Receive-Data Overrun Error.
				1 = overrun error on receive data.
				0 = no such error.
0	DR	R/W	0	Receive-Data Ready.
				1 = receive data buffer full.
				0 = receive data buffer not full.
				Receive data is stored in the UART Receiver Data Buffer Register (UARTRBR).

Note RFERR will not become to 1, because the μ PD98501 does NOT support FIFO mode.



7.3.12 UARTMSR (UART Modem Status Register)

This register reports the current state of and changes in various control signals.

Bits	Field	R/W	Default	Description
31:8	Reserved	R/W	0	Hardwired to 0.
7	DCD	R/W	0	Data Carrier Detect.
				1 =URDCD_B state active.
				0 = URDCD_B state inactive.
				This bit is the complement of the URDCD_B input signal. If the LOOP bit in
				the UART Modem Control Register (UARTMCR), is set to 1, the DCD bit is
				equivalent to the OUT2 bit in the UARTMCR.
6	RI	R/W	0	Ring Indicator.
				1 = not valid.
				0 = always reads 0.
				This bit has no associated external signal.
5	DSR	R/W	0	Data Set Ready.
				1 = URDSR_B state active.
				0 = URDSR_B state inactive.
				This bit is the complement of the URDSR_B input signal. If the LOOP bit in
				the UART Modem Control Register (UARTMCR), is set to 1, the DSR bit is
				equivalent to the DTR bit in the UARTMCR.
4	CTS	R/W	0	Clear To Send.
				1 =URCTS_B state active.
				0 = URCTS_B state inactive.
				This bit is the complement of the URCTS_B input signal. If the LOOP bit in
				the UART Modem Control Register (UARTMCR), is set to 1, the CTS bit is
3	DDCD	B/W	0	equivalent to the RTS bit in the UARTMCR. Delta Data Carrier Detect.
5			0	1 = URDCD_B state changed since this register was last read.
				0 = no such change.
2	TERI	B/W	0	Trailing Edge Ring Indicator.
2		L1/ A.A	0	1 = RI_B state changed since this register last read.
				0 = no such change.
				RI_B is not implemented as an external signal, so this bit is never set by the
				controller.
1	DDSR	R/W	0	Delta Data Set Ready.
				1 = URDSR_B input signal changed since this register was last read.
				0 = no such change.
0	DCTS	R/W	0	Delta Clear To Send.
				1 = URCTS_B state changed since this register was last read.
				0 = no such change.



7.3.13 UARTSCR (UART Scratch Register)

This register contains a UART reset bit plus 8 bits of space for any software use.

Bits	Field	R/W	Default	Description	
31:8	Reserved	R/W	0	Hardwired to 0.	
7:0	USCR	R/W	- UART Scratch Register.		
				Available to software for any purpose.	

CHAPTER 8 TIMER


Phase-out/Discontinued

8.1 Overview

There are two Timers. The timers are clocked at the system clock rate. All two timers are read/writeable by the CPU. Timers can be read by the CPU while they are counting. They can be automatically reloaded with the "Timer Set Count Register" value and restarted. Two timers issues interrupt to the CPU upon reaching their maximum value, the interrupts can be enabled/disabled.

The TM0IS and TM1IS fields in the Interrupt Status Register "S_ISR" indicate the end of timer count, when set indicate there is a timer event that completed. All timers count down. The read-write registers "TM0CSR" or "TM1CSR" have different offset from the read register so write registers are not affected while a value is read from the read registers "TM0CCR"/"TM1CCR" which indicate a running count of the timer/counter at a given time. Once a value is loaded in the TM0CSR/TM1CSR, it stays there until Timer's interrupts are cleared in the Interrupt Status Register "S_ISR". The original value can be reloaded in the counter to restart it from that count if Timer CH0/CH1 reload enable bit is set in the Timer Mode Register "TMMR". Interrupts are automatically cleared upon CPU reading the Interrupt Status Register of System Controller "S_ISR".

8.2 Block Diagram





8.3 Registers

8.3.1 Register map

Offset Address	Register Name	R/W	Access	Description
1000_00B0H	TMMR	R/W	W/H/B	Timer Mode Register
1000_00B4H	TM0CSR	R/W	W/H/B	Timer CH0 Count Set Register
1000_00B8H	TM1CSR	R/W	W/H/B	Timer CH1 Count Set Register
1000_00BCH	TM0CCR	R	W/H/B	Timer CH0 Current Count Register
1000_00C0H	TM1CCR	R	W/H/B	Timer CH1 Current Count Register

Remarks 1. In the "R/W" field,

"W" means "writeable",

"R" means "readable",

"RC" means "read-cleared",

- "- " means "not accessible".
- 2. All internal registers are 32-bit word-aligned registers.
- 3. The burst access to the internal register is prohibited.

If such burst access has been occurred, IRERR bit in NSR is set and NMI will assert to CPU.

- 4. Read access to the reserved area will set the CBERR bit in the NSR register and the dummy read response data with the data-error bit set on SysCMD [0] is returned.
- 5. Write access to the reserved area will set the CBERR bit in the NSR register, and the write data is lost.
- 6. In the "Access" filed,
 - "W" means that word access is valid,

"H" means that half word access is valid,

"B" means that byte access is valid.

- 7. Write access to the read-only register cause no error, but the write data is lost.
- 8. The CPU can access all internal registers, but IBUS master device cannot access them.

8.3.2 TMMR (Timer Mode Register)

The Timer Mode Register "TMMR" is a read-write and 32-bit word-aligned register. TMMR is used to control the timer. TMMR is initialized to 0 at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:9	Reserved	R/W	0 Hardwired to 0.	
8	TM1EN	R/W	0 Timer CH1 enable:	
				 1 = Enable, starts the timer CH1 (Automatically reloads the original timer value and starts if timer had expired) 0 = Disable, stops the timer
7:1	Reserved	R/W	0	Hardwired to 0.
0	TMOEN	R/W	0 Hardwired to 0. 0 Timer CH0 enable: 1 = Enable, starts the timer CH0 (Automatically reloads the original timer value and starts if timer had expinent of the timer of the time of the timer of the time of time of time of the time of	



8.3.3 TM0CSR (Timer CH0 Count Set Register)

The Timer CH0 Count Set Register "TM0CSR" is a read-write and 32-bit word-aligned register. CPU (VR4120A) loads a value in it and the counter starts counting down from the (TM0CSR –1) value. When it reaches 0000_0000H, it generates an interrupt to the CPU via Interrupt Status Register "ISR" if the TM0IS in ISR is not masked by TM0IM in IMR. TM0CSR is initialized to 0 at reset and contains the following field:

Bits	Field	R/W	Default	Description
31:0	TMOSET	R/W	0	Initial and Reload Value for Timer CH0

8.3.4 TM1CSR (Timer CH1 Count Set Register)

The Timer CH1 Count Set Register "TM1CSR" is a read-write and 32-bit word-aligned register. CPU (VR4120A) loads a value in it and the counter starts counting down from the (TM1CSR –1) value. When it reaches 0000_0000H, it generates an interrupt to the CPU via Interrupt Status Register "ISR" if the TM1IS in ISR is not masked by TM1IM in IMR. TM1CSR is initialized to 0 at reset and contains the following field:

Bits	Field	R/W	Default	Description
31:0	TM1SET	R/W	0	Initial and Reload Value for Timer CH1

8.3.5 TM0CCR (Timer CH0 Current Count Register)

The Timer CH0 Current Count Register "TM0CCR" is read-only and 32-bit word-aligned register. CPU (VR4120A) can read its value to get timer CH0 current count. TM0CSR is initialized to FFFF_FFFH at reset and contains the following field:

Bits	Field	R/W	Default	Description
31:0	TMOCNT	R	FFFF_ FFFFH	Timer CH0 Current Count Value

8.3.6 TM1CCR (Timer CH1 Current Count Register)

The Timer CH1 Current Count Register "TM1CCR" is read-only and word aligned 32bit register. CPU (VR4120A) can read its value to get timer CH1 current count. TM1CCR is initialized to FFFF_FFFH at reset and contains the following fields:

Bits	Field	R/W	Default	Description
31:0	TM1CCR	R	FFFF_ FFFFH	Timer CH1 Current Count Value

9.1 Overview

This EEPROM interface is compatible with the Micro Wire serial interface. Connection to the "NM93C46" serial EEPROM, manufactured by National Semiconductor, is recommended.

Serial EEPROM memory area is accessed in-directly throghout Micro Wire-macro registers, that is ECCR and ERDR registers. To access the EEPROM, the VR4120A writes a command into the ECCR register of Micro Wire-macro. When Micro Wire-macro accepts the command, it executes the command via the EEPROM interface. To read EEPROM data, the VR4120A sets an address and READ command into the ECCR register. When the microwire-macro is reading data, the MSB bit of the ERDR register is set to 1. Once the microwire-macro finishes reading the data, it sets the MSB bit to 0 and stores the data in the EDAT field. After issuing the command, the VR4120A checks that the MSB bit of the ERDR register is set to 0, then obtains the data. To write data into or erase data from the EEPROM, the VR4120A must enable write and erase operations using the EWEN command in advance. When no EEPROM is connected, accessing these registers is meaningless.

This Micro Wire interface has also auto-load function. By this function, user can read 12-byte data of EEPROM (1H to 6H of half-word unit) throughout MACAR1 to MACAR3 registers without ECCR register's control. This auto-load function works one-time after system boot. In addition, it is necessary for auto-loading to obey initial data format for EEPROM (refer to under table).

During both auto-loading or loading by ECCR register, MSB bit of ERDR register is asserted to '1' for flag of busy state. At the end of EEPROM loading, MSB bit of ERDR register is de-asserted to '0', and then USER can read MACAR1 to MACAR3 registers or [15:0] field of ERDR register.

Phase-out/Discontinued



9.2 Operations

9.2.1 Data read at the power up load

After reset release, power up load processes starts.

In case of the value from EEPROM address 00H is:

1. A5A5H

System Controller sets the EEPROM data (address: 01H to 06H) in the internal registers (MACAR1, MACAR2, MACAR3).

2. NOT A5A5H

System Controller sets the fix data "0000_0000H" in the internal registers (MACAR1, MACAR2, MACAR3).

EEPROM Address	Data	Stored Register
00H	A5A5H	-
01H	MAC1 Address data[15:0]	MACAR1[15:0]
02H	MAC1 Address data[31:16]	MACAR1[31:16]
03H	MAC1 Address data[47:32]	MACAR2[15:0]
04H	MAC2 Address data[15:0]	MACAR2[31:16]
05H	MAC2 Address data[31:16]	MACAR3[15:0]
06H	MAC2 Address data[47:32]	MACAR3[31:16]

Table 9-1. EEPROM Initial Data

9.2.2 Accessing to EEPROM

Access to EEPROM starts by writing to the ECCR (EEPROM Command Control Register). Write command (3 bits) and address (6 bits) of EEPROM into lower 9 bits of ECCR. There is a difference between write command and read command.

1. Write command

Write data into upper 16 bits of ECCR.

2. Read command

Data is loaded into lower 16bits of ERDR (EEPROM Read Data Register).

8			
Command	bits 8:6	bits 5:0	Operation
READ	110	A5:A0	Read data from EEPROM assigned by address A5:A0
EWEN	100	11xxxx	Enable Erase/Write command.
			This command must be executed before other operating.
ERASE	111	A5:A0	Erase data of EEPROM assigned by address A5:A0
WRITE	101	A5:A0	Write data to EEPROM assigned by address A5:A0
ERAL	100	10xxxx	Erase all data of EEPROM.
WRAL	100	01xxxx	Write all data to EEPROM.
EWDS	100	00xxxx	Disable Erase/Write command.

Table 9-2. EEPROM Command List



9.3 Registers

9.3.1 Register map

Offset Address	Register Name	R/W	Access	Description
1000_00D0H	ECCR	W	W/H/B	EEPROM Command Control Register
1000_00D4H	ERDR	R	W/H/B	EEPROM Read Data Register
1000_00D8H	MACAR1	R	W/H/B	MAC Address Register 1
1000_00DCH	MACAR2	R	W/H/B	MAC Address Register 2
1000_00E0H	MACAR3	R	W/H/B	MAC Address Register 3

9.3.2 ECCR (EEPROM Command Control Register)

Bits	Field	R/W	Default	Description
31:16	DATA	W	0	Write data to Serial EEPROM. No meaning in case of data read.
15:9	Reserved	W	0	Reserved
8:6	CMD	W	0	Serial EEPROM command.
5:0	ADDRESS	W	0	Serial EEPROM address.

9.3.3 ERDR (EEPROM Read Data Register)

Bits	Field	R/W	Default	Description	
31	В	R	1	Operation status of Micro Wire block.	
				1: busy	
				0: idle	
30:16	Reserved	R	0	Reserved	
15:0	READ DATA	R	0	Read data from Serial EEPROM.	

9.3.4 MACAR1 (MAC Address Register 1)

Bits	Field	R/W	Default	Description
31:16	SERIAL EEPROM 02H ADDRESS	R	0	Stored Serial EEPROM data of address 01H, 02H.
15:0	SERIAL EEPROM 01H ADDRESS	R	0	



9.3.5 MACAR2 (MAC Address Register 2)

Bits	Field	R/W	Default	Description
31:16	SERIAL EEPROM 04H ADDRESS	R	0	Stored Serial EEPROM data of address 03H, 04H.
15:0	SERIAL EEPROM 03H ADDRESS	R	0	

9.3.6 MACAR3 (MAC Address Register 3)

Bits	Field	R/W	Default	Description
31:16	SERIAL EEPROM 06H ADDRESS	R	0	Stored Serial EEPROM data of address 05H, 06H.
15:0	SERIAL EEPROM 05H ADDRESS	R	0	



APPENDIX A MIPS III INSTRUCTION SET DETAILS

This chapter provides a detailed description of the operation of each instruction in both 32- and 64-bit modes. The instructions are listed in alphabetical order.

A.1 Instruction Notation Conventions

In this chapter, all variable subfields in an instruction format (such as *rs*, *rt*, *immediate*, etc.) are shown in lowercase names.


For the sake of clarity, we sometimes use an alias for a variable subfield in the formats of specific instructions. For example, we use *base* instead of *rs* in the format for load and store instructions. Such an alias is always lower case, since it refers to a variable subfield.

Figures with the actual bit encoding for all the mnemonics are located at the end of this chapter (A.6 CPU Instruction Opcode Bit Encoding), and the bit encoding also accompanies each instruction.

In the instruction descriptions that follow, the operation section describes the operation performed by each instruction using a high-level language notation. The V_R4120A CPU can operate as either a 32- or 64-bit microprocessor and the operation for both modes is included with the instruction description.

Special symbols used in the notation are described in Table A-1.

Phase-out/Discontinued



Symbol	Meaning				
<i>←</i>	Assignment				
	Bit string concatenation				
x ^v	Replication of bit value x into a y-bit string. x is always a single-bit value				
xy:z	Selection of bits y through z of bit string x . Little-endian bit notation is always used. If y is less than z , this expression is an empty (zero length) bit string				
+	2's complement or floating-point addition				
-	2's complement or floating-point subtraction				
*	2's complement or floating-point multiplication				
div	2's complement integer division				
mod	2's complement modulo				
/	Floating-point division				
<	2's complement less than comparison				
and	Bit-wise logical AND				
or	Bit-wise logical OR				
xor	Bit-wise logical XOR				
nor	Bit-wise logical NOR				
GPR [<i>x</i>]	General-Register x. The content of GPR [0] is always zero. Attempts to alter the content of GPR [0] have no effect.				
CPR [<i>z, x</i>]	Coprocessor unit z, general register x.				
CCR [<i>z, x</i>]	Coprocessor unit z, control register x.				
COC [<i>z</i>]	Coprocessor unit <i>z</i> condition signal.				
BigEndianMem	Big-endian mode as configured at reset (0 \rightarrow Little, 1 \rightarrow Big). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory), and the endianness of Kernel and Supervisor mode execution. However, this value is always 0 since the V _R 4120A CPU supports the little endian order only.				
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is effected by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as (SR25 and User mode).However, this value is always 0 since the V _R 4120A CPU supports the little endian order only.				
BigEndianCPU	The endianness for load and store instructions (0 \rightarrow Little, 1 \rightarrow Big). In User mode, this endianness may be reversed by setting RE bit. Thus, BigEndianCPU may be computed as BigEndianMem XOR ReverseEndian.However, this value is always 0 since the V _R 4120A CPU supports the little endian order only.				
T + <i>ἰ</i> .	Indicates the time steps between operations. Each of the statements within a time step are defined to be executed in sequential order (as modified by conditional and loop constructs). Operations which are marked T + <i>i</i> : are executed at instruction cycle <i>i</i> relative to the start of execution of the instruction. Thus, an instruction which starts at time <i>j</i> executes operations marked T + <i>i</i> : at time $i + j$. The interpretation of the order of execution between two instructions or two operations that execute at the same time should be pessimistic; the order is not defined.				

(1) Instruction notation examples

The following examples illustrate the application of some of the instruction notation conventions:

Example 1:

GPR [rt] \leftarrow immediate || 0¹⁶

Sixteen zero bits are concatenated with an immediate value (typically 16 bits), and the 32-bit string is assigned to general register *rt*.

Example 2:

(immediate15)¹⁶ || immediate15...0

Bit 15 (the sign bit) of an immediate value is extended for 16-bit positions, and the result is concatenated with bits 15 through 0 of the immediate value to form a 32-bit sign extended value.

A.2 Load and Store Instructions

In the VR4120A CPU implementation, the instruction immediately following a load may use the loaded contents of the register. In such cases, the hardware interlocks, requiring additional real cycles, so scheduling load delay slots is still desirable, although not required for functional code.

In the load and store descriptions, the functions listed in Table A-2 are used to summarize the handling of virtual addresses and physical memory.

Function	Meaning			
AddressTranslation	Uses the TLB to find the physical address given the virtual address. The function fails and an exception is taken if the required translation is not present in the TLB.			
LoadMemory	Uses the cache and main memory to find the contents of the word containing the specified physical address. The low-order three bits of the address and the Access Type field indicate which of each of the four bytes within the data word need to be returned. If the cache is enabled for this access, the entire word is returned and loaded into the cache. If the specified data is short of word length, the data position to which the contents of the specified data is stored is determined considering the endian mode and reverse endian mode.			
StoreMemory	Uses the cache, write buffer, and main memory to store the word or part of word specified as data in the word containing the specified physical address. The low-order three bits of the address and the Access Type field indicate which of each of the four bytes within the data word should be stored. If the specified data is short of word length, the data position to which the contents of the specified data is stored is determined considering the endian mode and reverse endian mode.			

Table A-2. Load and Store Common Functions

Phase-out/Discontinued

Phase-out/Discontinued

As shown in Table A-3, the Access Type field indicates the size of the data item to be loaded or stored. Regardless of access type or byte-numbering order (endian), the address specifies the byte that has the smallest byte address in the addressed field. This is the rightmost byte in the VR4120A CPU since it supports the little-endian order only.

Access Type	Meaning		
DOUBLEWORD	8 bytes (64 bits)		
SEPTIBYTE	7 bytes (56 bits)		
SEXTIBYTE	6 bytes (48 bits)		
QUINTIBYTE	5 bytes (40 bits)		
WORD	4 bytes (32 bits)		
TRIPLEBYTE	3 bytes (24 bits)		
HALFWORD	2 bytes (16 bits)		
BYTE	1 byte (8 bits)		

Table A-3. Access Type Specifications for Loads/Stores

The bytes within the addressed doubleword that are used can be determined directly from the access type and the three low-order bits of the address.

A.3 Jump and Branch Instructions

All jump and branch instructions have an architectural delay of exactly one instruction. That is, the instruction immediately following a jump or branch (that is, occupying the delay slot) is always executed while the target instruction is being fetched from storage. A delay slot may not itself be occupied by a jump or branch instruction; however, this error is not detected and the results of such an operation are undefined.

If an exception or interrupt prevents the completion of a legal instruction during a delay slot, the hardware sets the EPC register to point at the jump or branch instruction that precedes it. When the code is restarted, both the jump or branch instructions and the instruction in the delay slot are reexecuted.

Because jump and branch instructions may be restarted after exceptions or interrupts, they must be restartable. Therefore, when a jump or branch instruction stores a return link value, register r31 (the register in which the link is stored) may not be used as a source register.

Since instructions must be word-aligned, a Jump Register or Jump and Link Register instruction must use a register which contains an address whose two low-order bits (low-order one bit in the 16-bit mode) are zero. If these low-order bits are not zero, an address exception will occur when the jump target instruction is subsequently fetched.

A.4 System Control Coprocessor (CP0) Instructions

There are some special limitations imposed on operations involving CP0 that is incorporated within the CPU. Although load and store instructions to transfer data to/from coprocessors and to move control to/from coprocessor instructions are generally permitted by the MIPS architecture, CP0 is given a somewhat protected status since it has responsibility for exception handling and memory management. Therefore, the move to/from coprocessor instructions are the only valid mechanism for writing to and reading from the CP0 registers.

Several CP0 instructions are defined to directly read, write, and probe TLB entries and to modify the operating modes in preparation for returning to User mode or interrupt-enabled states.

A.5 CPU Instruction

This section describes the functions of CPU instructions in detail for both 32-bit address mode and 64-bit address mode.

The exception that may occur by executing each instruction is shown in the last of each instruction's description. For details of exceptions and their processes, see **Section 2.5 Exception Processing**.

Phase-out/Discontinued



ADD				dd		ADD
31	26 2	5 21	20 16	15	11 10 6	5 0
SPE 0 0 0	CIAL 0 0 0	rs	rt	rd	0 0 0 0 0 0	ADD 1 0 0 0 0 0
6	3	5	5	5	5	6

Format:

ADD rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. In 64-bit mode, the operands must be valid sign-extended, 32-bit values. An overflow exception occurs if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

Operation:

32 T: GPR [rd] \leftarrow GPR [rs] + GPR [rt] 64 T: temp \leftarrow GPR [rs] + GPR [rt] GPR [rd] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

Integer overflow exception

ADDI		Add Im	ADDI	
31 26	25 21	20 16	15	0
ADDI 0 0 1 0 0 0	rs	rt	immediate	
6	5	5	16	

Format:

ADDI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. In 64-bit mode, the operand must be valid sign-extended, 32-bit values. An overflow exception occurs if carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rt* is not modified when an integer overflow exception occurs.

Operation:

32 T: GPR [rt] \leftarrow GPR [rs] + (immediate 15)¹⁶ || immediate 15...0 64 T: temp \leftarrow GPR [rs] + (immediate 15)⁴⁸ || immediate 15...0 GPR [rt] \leftarrow (temp31)³² || temp31...0

Exceptions:

Integer overflow exception

Phase-out/Discontinued



F	ADDIU	Α	dd Immedi	ADDIU	
	31 26	25 21	20 16	15	0
	ADDIU 0 0 1 0 0 1	rs	rt	immediate	
	6	5	5	16	

Format:

ADDIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an integer overflow exception.

Operation:

```
32 T: GPR [rt] \leftarrow GPR [rs] + (immediate 15)<sup>16</sup> || immediate 15...0

64 T: temp \leftarrow GPR [ rs] + (immediate 15)<sup>48</sup> || immediate 15...0

GPR [rt] \leftarrow (temp<sub>31</sub>)<sup>32</sup> || temp<sub>31...0</sub>
```

Exceptions:

None

ADDU			Add Unsigned					ADDU	
	31 :	26 25	21 20	16	15	11 10	6	5	0
	SPECIAL 0 0 0 0 0 0	rs	rt		rd		00000	ADDU 1 0 0 0 0 1	
	6	5	5		5		5	6	

ADDU rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADD instruction is that ADDU never causes an integer overflow exception.

Operation:

32 T: GPR [rd] \leftarrow GPR [rs] + GPR [rt] 64 T: temp \leftarrow GPR [rs] + GPR [rt] GPR [rd] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

None



AND				nd		AND)
	31 26	25 21	20 16	15 1	1 10	6 5 0	
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	AND 1 0 0 1 0 0	
	6	5	5	5	5	6	

AND rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical AND operation. The result is placed into general register *rd*.

Operation:

32	T:	GPR [rd] ←GPR [rs] and GPR [rt]
64	T:	GPR [rd] \leftarrow GPR [rs] and GPR [rt]

Exceptions:

ANDI		And Im	ANDI	
31 26	25 21	20 16	15	0
ANDI 0 0 1 1 0 0	rs	rt	immediate	
6	5	5	16	

ANDI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical AND operation. The result is placed into general register *rt*.

Operation:

32 T: GPR [rt] $\leftarrow 0^{16}$ || (immediate and GPR [rs]_{15...0}) 64 T: GPR [rt] $\leftarrow 0^{48}$ || (immediate and GPR [rs]_{15...0})

Exceptions:

None



BC0F		Bran	BC0F		
	31 26	25 21	20 16	15	0
	COPz 0 1 0 0 X X ^{Note}	BC 0 1 0 0 0	BCF 0 0 0 0 0	offset	
	6	5	5	16	

BC0F offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If contents of CP0's condition signal (CpCond), as sampled during the previous instruction, is false, then the program branches to the target address with a delay of one instruction. Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.


Operation:

Exceptions:

Coprocessor unusable exception

Note See the opcode table below, or A.6 CPU Instruction Opcode Bit Encoding.

Opcode Table:





BC0FL	Branch O	n Coproces	sor 0 False Likely (1/2)	BC0FL
31 26	6 25 21	20 16	15	0
COPz 0 1 0 0 X X ^{Note}	BC 0 1 0 0 0	BCFL 0 0 0 1 0	offset	
6	5	5	16	

BC0FL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of CP0's condition (CpCond) line, as sampled during the previous instruction, is false, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

Operation:

<u> </u>		
32	T-1:	condition ← not SR18
	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ²
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T-1:	condition \leftarrow not SR
	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif


Exceptions:

Coprocessor unusable exception

Note See the opcode table below, or A.6 CPU Instruction Opcode Bit Encoding.

Phase-out/Discontinued

BCOFL Branch On Coprocessor 0 False Likely (2/2) BC0FL



E	BC0T	Brar	nch On Cop	processor 0 True	BC0T
	31 26	25 21	20 16	15	0
	COPz 0 1 0 0 X X ^{Note}	BC 0 1 0 0 0	BCT 0 0 0 0 1	offset	
	6	5	5	16	

BC0T offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of CP0's condition signal (CpCond) is true, then the program branches to the target address, with a delay of one instruction.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

Operation:


32 T-1: condition \leftarrow SR18 T: target \leftarrow (offset15)¹⁴ || offset || 0² T+1: if condition then PC \leftarrow PC + target endif 64 T-1: condition \leftarrow SR18 T: target \leftarrow (offset15)⁴⁶ || offset || 0² T+1: if condition then PC \leftarrow PC + target endif

Exceptions:

Coprocessor unusable exception

Note See the opcode table below, or A.6 CPU Instruction Opcode Bit Encoding.

Opcode Table:





BC0TL		Brar	Branch On Coprocessor 0 True Likely (1/2)			
	31	26.25	21.20	16 15	0	

31 20	20 21	20 10	0.15 0
COPz 0 1 0 0 X X ^{Note}	BC 0 1 0 0 0	BCTL 0 0 0 1 1	offset
6	5	5	16

BC0TL offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of CP0's condition (CpCond) line, as sampled during the previous instruction, is true, the target address is branched to with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Because the condition line is sampled during the previous instruction, there must be at least one instruction between this instruction and a coprocessor instruction that changes the condition line.

Operation:

 condition ← SR18 target ← (offset15)¹⁴ offset 0² if condition then PC ← PC + target else NullifyCurrentInstruction endif
: if condition then PC ← PC + target else NullifyCurrentInstruction
PC ← PC + target else NullifyCurrentInstruction
else NullifyCurrentInstruction
NullifyCurrentInstruction
-
endif
condition \leftarrow SR ¹⁸
target \leftarrow (offset ¹⁵) ⁴⁶ offset 0 ²
: if condition then
$PC \leftarrow PC + target$
else
6126
NullifyCurrentInstruction


Exceptions:

Coprocessor unusable exception

Note See the opcode table below, or A.6 CPU Instruction Opcode Bit Encoding.

Phase-out/Discontinued

BC0TL Branch On Coprocessor 0 True Likely (2/2) BC0TL





E	BEQ		Branch	On Equal	BEQ
	31 26	25 21	20 16	15	0
	BEQ 0 0 0 1 0 0	rs	rt	offset	
	6	5	5	16	

BEQ rs, rt, offset


Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, then the program branches to the target address, with a delay of one instruction.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] = GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] = GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		a malif
		endif

Exceptions:



BEQL rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, the target address is branched to, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] = GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] = GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:

None



BGEZ	Brar	nch On Grea	ater Than Or Equal To Z	ero BGEZ
31	26 25	21 20	16 15	0

REGIMM 0 0 0 0 0 1	rs	BGEZ 0 0 0 0 1	offset
6	5	5	16

BGEZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] ₃₁ = 0)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target $\leftarrow (offset_{15})^{46} offset 0^2$
		condition \leftarrow (GPR [rs] ₆₃ = 0)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

Exceptions:

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BGEZAL 1 0 0 0 1	offset	
6	5	5	16	

BGEZAL Branch On Greater Than Or Equal To Zero And Link BGEZAL

Format:

BGEZAL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset,* shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction.

General register *rs* may not be general register *r31*, because such an instruction is not restartable. An attempt to execute this instruction is not trapped, however.

Operation:

32	T:	$target \leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2$
		condition \leftarrow (GPR [rs] ₃₁ = 0)
		GPR [31] ← PC + 8
	T+1:	if condition then
		$PC \gets PC + target$
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR [rs] ₆₃ = 0)
64	T:	
64		condition \leftarrow (GPR [rs] ₆₃ = 0)
64		condition \leftarrow (GPR [rs] ₆₃ = 0) GPR [31] \leftarrow PC + 8
64		condition \leftarrow (GPR [rs] ₆₃ = 0) GPR [31] \leftarrow PC + 8 if condition then

Exceptions:



3	1 26	25 21	20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	BGEZALL 1 0 0 1 1	offset	
	6	5	5	16	

BGEZALL Branch On Greater Than Or Equal To Zero And Link Likely BGEZALL

Format:

BGEZALL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction. General register *r31* should not be specified as general register *rs*. If register *r31* is specified, restarting may be impossible due to the destruction of *rs* contents caused by storing a link address. Even such instructions are executed, an exception does not result.

Operation:

32	T:	target $\leftarrow (offset_{15})^{14} \parallel offset \parallel 0^2$
		condition \leftarrow (GPR [rs] ³¹ = 0)
		GPR [31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC$ + target
		else
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ₆₃ = 0)
		GPR [31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:

Γ	31	26 25 2	21 20 16	6 15	0
	REGIMM 0 0 0 0 0 1	rs	BGEZL 0 0 0 1 1	offset	
	6	5	5	16	

BGEZL Branch On Greater Than Or Equal To Zero Likely BGEZL

Format:

BGEZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] ³¹ = 0)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ⁶³ = 0)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:



E	BGTZ	Bra	Branch On Greater Than Zero		
	31 26	25 21	20 16	15	0
	BGTZ 0 0 0 1 1 1	rs	0 0 0 0 0 0	offset	
	6	5	5	16	

BGTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* are zero or greater when compared to zero, then the program branches to the target address, with a delay of one instruction.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] 31 = 0) and (GPR [rs] \neq 0 ³²)
	T+1:	if condition then
		$PC \leftarrow PC$ + target
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ₆₃ = 0) and (GPR [rs] \neq 0 ⁶⁴)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

Exceptions:

BGTZL	Branch	n On Greate	er Than Zero Likely	BGTZL
31 26	25 21	20 16	15	0
BGTZL 0 1 0 1 1 1	rs	0 0 0 0 0 0	offset	
6	5	5	16	

BGTZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* are greater than zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ²
	T+1·	condition \leftarrow (GPR [rs] ₃₁ = 0) and (GPR [rs] \neq 0 ³²) if condition then
	1 ' '.	
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target $\leftarrow (offset_{15})^{46} offset 0^2$
		condition \leftarrow (GPR [rs] ₆₃ = 0) and (GPR [rs] \neq 0 ⁶⁴)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:

None



E	BLEZ	Branch (On Less Th	an Or Equal To Zero	BLEZ
	31 26	25 21	20 16	15	0
	BLEZ 0 0 0 1 1 0	rs	0 0 0 0 0 0	offset	
	6	5	5	16	

BLEZ rs, offset

Description:

.

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* are compared to zero. If the contents of general register *rs* are zero or smaller than zero, then the program branches to the target address, with a delay of one instruction.

Operation:

32	T:	target $\leftarrow (\text{offset}_{15})^{14} \text{ offset } 0^2$
		condition \leftarrow (GPR [rs] ₃₁ = 1) or (GPR [rs] = 0 ³²)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ₆₃ = 1) or (GPR [rs] = 0 ⁶⁴)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

Exceptions:

BLEZL	B	ranch On	Less Than	Or Equal To Zero Likely	BLEZL
31	26	25 21	20 16	15	0
BLEZL 0 1 0 1 1 0)	rs	0 0 0 0 0 0	offset	
6		5	5	16	

BLEZL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* is compared to zero. If the contents of general register *rs* are zero or smaller than zero, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ²
		condition \leftarrow (GPR [rs] ₃₁ = 1) or (GPR [rs] = 0 ³²)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target $\leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2$
		condition \leftarrow (GPR [rs] ₆₃ = 1) or (GPR [rs] = 0 ⁶⁴)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:

None



E	BLTZ	Вг	anch On L	ess Than Zero	BLTZ
	31 26	25 21	20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	BLTZ 0 0 0 0 0	offset	
	6	5	5	16	

BLTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* are smaller than zero, then the program branches to the target address, with a delay of one instruction.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] ₃₁ = 1)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ₆₃ = 1)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif

Exceptions:



BLTZAL	Branch	On Less 1	Than Zero And Link	BLTZAL
31 26 2	5 21	20 16	5 15	0
REGIMM 0 0 0 0 0 1	rs	BLTZAL 1 0 0 0 0	offset	
6	5	5	16	

BLTZAL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset,* shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r*31. If the contents of general register *rs* are smaller than zero when compared to zero, then the program branches to the target address, with a delay of one instruction.

General register r31 should not be specified as general register rs. If register r31 is specified, restarting may be impossible due to the destruction of rs contents caused by storing a link address. Even such instructions are executed, an exception does not result.

Operation:

32	T:	target $\leftarrow (offset_{15})^{14} offset 0^2$
		condition \leftarrow (GPR [rs] ₃₁ = 1)
		GPR [31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	$target \leftarrow (offset_{15})^{46} \parallel offset \parallel 0^2$
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR [rs] ₆₃ = 1)
64	T:	
64		condition \leftarrow (GPR [rs] ₆₃ = 1)
64		condition \leftarrow (GPR [rs] ₆₃ = 1) GPR [31] \leftarrow PC + 8
64		condition \leftarrow (GPR [rs] ₆₃ = 1) GPR [31] \leftarrow PC + 8 if condition then

Exceptions:



31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BLTZALL 1 0 0 1 0	offset	
6	5	5	16	

BLTZALL Branch On Less Than Zero And Link Likely BLTZALL

Format:

BLTZALL rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. Unconditionally, the address of the instruction after the delay slot is placed in the link register, *r31*. If the contents of general register *rs* are smaller than zero when compared to zero, then the program branches to the target address, with a delay of one instruction.

General register *r31* should not be specified as general register *rs.* If register *r31* is specified, restarting may be impossible due to the destruction of *rs* contents caused by storing a link address. Even such instructions are executed, an exception does not result.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] ₃₁ = 1)
		GPR [31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ₆₃ = 1)
		GPR [31] ← PC + 8
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:



BLTZL	Brand	Branch On Less Than Zero Likely		
31 26	3 25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	BLTZL 0 0 0 1 0	offset	
6	5	5	16	

BLTZ rs, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. If the contents of general register *rs* are smaller than zero when compared to zero, then the program branches to the target address, with a delay of one instruction. If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ²
		condition \leftarrow (GPR [rs] ₃₁ = 1)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] ₆₃ = 1)
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:



E	BNE		Branch Or	n Not Equal	BNE
	31 20	6 25 21	20 16	15	0
	BNE 0 0 0 1 0 1	rs	rt	offset	
	6	5	5	16	

BNE rs, rt, offset


Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] \neq GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		endif
64	T:	target \leftarrow (offset ¹⁵) ⁴⁶ offset 0 ²
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ² condition \leftarrow (GPR [rs] \neq GPR [rt])
64		
64		condition \leftarrow (GPR [rs] \neq GPR [rt])
64		condition \leftarrow (GPR [rs] \neq GPR [rt]) if condition then

Exceptions:



BNEL rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit *offset,* shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are not equal, then the program branches to the target address, with a delay of one instruction.

If the conditional branch is not taken, the instruction in the branch delay slot is nullified.

Operation:

32	T:	target \leftarrow (offset ₁₅) ¹⁴ offset 0 ² condition \leftarrow (GPR [rs] \neq GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif
64	T:	target \leftarrow (offset ₁₅) ⁴⁶ offset 0 ²
		condition \leftarrow (GPR [rs] \neq GPR [rt])
	T+1:	if condition then
		$PC \leftarrow PC + target$
		else
		NullifyCurrentInstruction
		endif

Exceptions:

None



BREAK	Breakpoint	BREAK	
31 26	25	6 5	0
SPECIAL 0 0 0 0 0 0	code	BRE 0 0 1 1	
6	20	6	

BREAK

Description:

A breakpoint trap occurs, immediately and unconditionally transferring control to the exception handler.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: BreakpointException

Exceptions:

Breakpoint exception

(CACHE		Cache (1/4)		CACHE
Γ	31 26	25 21	20 16	15	0
	CACHE 1 0 1 1 1 1	base	ор	offset	
	6	5	5	16	

CACHE op, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The virtual address is translated to a physical address using the TLB, and the 5-bit sub-opcode specifies a cache operation for that address.

If CP0 is not usable (User or Supervisor mode) and the CP0 enable bit in the Status register is clear, a coprocessor unusable exception is taken. The operation of this instruction on any operation/cache combination not listed below, or on a secondary cache that is not incorporated in V_R4120A CPU, is undefined. The operation of this instruction on uncached addresses is also undefined.

The Index operation uses part of the virtual address to specify a cache block.

For a primary cache of 2^{CACHEBITS} bytes with 2^{LINEBITS} bytes per tag, vAddrCACHEBITS...LINEBITS specifies the block. Index_Load_Tag also uses vAddrLINEBITS...3 to select the doubleword for reading parity. When the *CE* bit of the

Status register is set, Fill Cache op uses the PErr register to store parity values into the cache.

The Hit operation accesses the specified cache as normal data references, and performs the specified operation if the cache block contains valid data with the specified physical address (a hit). If the cache block is invalid or contains a different address (a miss), no operation is performed.

Phase-out/Discontinued

CACHE

Cache (2/4)

CACHE

Write back from a cache goes to main memory.

The main memory address to be written is specified by the cache tag and not the physical address translated using TLB.

TLB Refill and TLB Invalid exceptions can occur on any operation. For Index operations^{Note} for addresses in the unmapped areas, unmapped addresses may be used to avoid TLB exceptions. Index operations never cause a TLB Modified exception. Bits 17 and 16 of the instruction code specify the cache for which the operation is to be performed as follows.

Code	Name	Cache
0	I	Instruction cache
1	D	Data cache
2		Reserved
3	_	Reserved

Note Physical addresses here are used to index the cache, and they do not need to match the cache tag.

Bits 20 to 18 of this instruction specify the contents of cache operaiton. Details are provided from the next page.



CACHE

Cache (3/4)

CACHE

Code	Cache	Name	Operation	
0	I	Index_Invalidate	Set the cache state of the cache block to Invalid.	
0	D	Index_Write_ Back_Invalidate	Examine the cache state and W bit of the primary data cache block at the index specified by the virtual address. If the state is not Invalid and the W bit is set, then write back the block to memory. The address to write is taken from the primary cache tag. Set cache state of primary cache block to Invalid.	
1	I, D	Index_Load_Tag	Read the tag for the cache block at the specified index and place it into the Tag CP0 registers, ignoring parity errors. Also load the data parity bits into the EC register.	
2	I, D	Index_Store_ Tag	Write the tag for the cache block at the specified index from the TagLo and T CP0 registers.	
3	D	Create_Dirty_ Exclusive	This operation is used to avoid loading data needlessly from memory when writing new contents into an entire cache block. If the cache block does not contain the specified address, and the block is dirty, write it back to the memory. In all cases, set the cache state to Dirty.	
4	I, D	Hit_Invalidate	If the cache block contains the specified address, mark the cache block invalid.	
5	D	Hit_Write_Back Invalidate	If the cache block contains the specified address, write back the data if it is dirty, and mark the cache block invalid.	
5	Ι	Fill	Fill the primary instruction cache block from memory. If the CE bit of the Status register is set, the contents of the ECC register is used instead of the computed parity bits for addressed doubleword when written to the instruction cache.	
6	D	Hit_Write_Back	If the cache block contains the specified address, and the W bit is set, write back the data to memory and clear the W bit.	
6	Ι	Hit_Write_Back	If the cache block contains the specified address, write back the data unconditionally.	



CACHE

Cache (4/4)

CACHE

Operation:

32, 64 T: vAddr ← ((offset15)⁴⁸ || offset15...0) + GPR [base]
 (pAddr, uncached) ← AddressTranslation (vAddr, DATA)
 CacheOp (op, vAddr, pAddr)

Exceptions:

Coprocessor unusable exception

TLB Refill exception

TLB Invalid exception

Bus Error exception

Address Error exception

Cache Error exception

l	DADD		Doubleword Add			DADD
	31 2	26 25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	DADD 1 0 1 1 0 0
	6	5	5	5	5	6

DADD rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

An overflow exception occurs if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

Exceptions:

Integer overflow exception

Reserved instruction exception (32-bit user mode/supervisor mode)



DADDI			Do	oubleword	DADDI	
	31	26	25 21	20 1	6 15	0
	DAD 0 1 1 0		rs	rt	immediate	
	6		5	5	16	

DADDI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*.

An overflow exception occurs if carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rt* is not modified when an integer overflow exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: GPR [rt] ← GPR [rs] + (immediate₁₅)⁴⁸ || immediate_{15...0}

Exceptions:

Integer overflow exception



	DADE	DIU	Doubleword .	Add Immediate	e Unsigned	DADDIU
	31	26 25	21 20	16 15		0
_ 1						

DADDIU 0 1 1 0 0 1	rs	rt	immediate
6	5	5	16

DADDIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances.

The only difference between this instruction and the DADDI instruction is that DADDIU never causes an overflow exception.

Operation:

64 T: GPR [rt] \leftarrow GPR [rs] + (immediate₁₅)⁴⁸ || immediate_{15...0}

Exceptions:



DADDU		Doubleword Add Unsigned					DADE	DADDU	
31	26 25	21 20	16	15	11	10	6 5	0	
SPECIAL 0 0 0 0 0 0	rs		rt	rd		0 0 0 0 0 0	DADDU 1 0 1 1 0 1		
6	5		5	5		5	6		

DADDU rd, rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are added to form the result. The result is placed into general register *rd*.

No overflow exception occurs under any circumstances.

The only difference between this instruction and the DADD instruction is that DADDU never causes an overflow exception.

Operation:

64 T: GPR [rd] \leftarrow GPR [rs] + GPR [rt]

Exceptions:

C	DDIV			Doublew	ord Divide	DDI\	V
	31	26 25	21	20 16	§ 15	6 5 0	
	SPECIAL 0 0 0 0 0 0		rs	rt	0 00 0000 0000	DDIV 0 1 1 1 1 0	
	6	•	5	5	10	6	

DDIV rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T-2 :	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	LO	\leftarrow GPR [rs] div GPR [rt]
		HI	\leftarrow GPR [rs] mod GPR [rt]

Exceptions:

Reserved instruction exception (32-bit user mode/supervisor mode)



C	DIVU	Dou	ubleword [DDIVU		
	31 26	25 21	20 16	5 15	6 5	0
	SPECIAL 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DDIVU 0 1 1 1 1 1	
	6	5	5	10	6	

DDIVU rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

This instruction may be followed by additional instructions to check for a zero divisor, inserted by the programmer.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T-2 :	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	LO	← (0 GPR [rs]) div (0 GPR [rt])
		HI	← (0 GPR [rs]) mod (0 GPR [rt])

Exceptions:

C	VIV		Di	vide	DIV
	31 2	6 25 2 ⁻	1 20 16	6 15	650
	SPECIAL 0 0 0 0 0 0	rs	rt	0 000 0000	DIV 0 1 1 0 1 0
	6	5	5	10	6

DIV rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as 2's complement values. No overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor and for overflow.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

Operation:

32	T-2 :	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	LO	\leftarrow GPR [rs] div GPR [rt]
		HI	\leftarrow GPR [rs] mod GPR [rt]
64	T-2:	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	q	← GPR [rs] ₃₁₀ div GPR [rt] ₃₁₀
		r	$\leftarrow GPR \; [rs]_{310} \; mod \; GPR \; [rt]_{310}$
		LO	\leftarrow (q ₃₁) ³² q ₃₁₀
		HI	$\leftarrow (r_{31})^{32} r_{310}$
L			

Exceptions:

None



C	DIVU		Divide	Unsigned	DIVU	
	31 26	25 21	20 16	§ 15	6 5	0
	SPECIAL 0 0 0 0 0 0	rs	rt	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	DIVU 0 1 1 0 1 1	
	6	5	5	10	6	

DIVU rs, rt

Description:

The contents of general register *rs* are divided by the contents of general register *rt*, treating both operands as unsigned values. No integer overflow exception occurs under any circumstances, and the result of this operation is undefined when the divisor is zero.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

This instruction is typically followed by additional instructions to check for a zero divisor.

When the operation completes, the quotient word of the double result is loaded into special register *LO*, and the remainder word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of those instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by two or more instructions.

Operation:

T-2 :	LO	← undefined
	HI	\leftarrow undefined
T-1:	LO	← undefined
	HI	\leftarrow undefined
T:	LO	← (0 GPR [rs]) div (0 GPR [rt])
	HI	← 0 GPR [rs]) mod (0 GPR [rt])
T-2 :	LO	← undefined
	HI	← undefined
T-1:	LO	← undefined
	HI	← undefined
T:	q	← (0 GPR [rs] ₃₁₀) div (0 GPR [rt] ₃₁₀)
	r	← (0 GPR [rs] ₃₁₀) mod (0 GPR [rt] ₃₁₀)
	LO	$\leftarrow (q_{31})^{32} q_{310}$
	HI	$\leftarrow (r_{31})^{32} r_{310}$
	T-1: T: T-2: T-1:	T-1: LO HI T: LO HI T-2: LO HI T-1: LO HI T: q r LO

Exceptions:

None

*	DMACC	D	oublewo	ord Multip	ly and Ac	cumula	ate (1/	3)	DMAC	C
	31	26 25	21	20	16 15	11 10	987	6 5	()
	SPECIAL 0 0 0 0 0 0		rs	rt	rd	sat	hi 0 0	us	DMACC 1 0 1 0 0 1	
	6		5	5	5	1	1 2	1	6	_

DMACC rd, rs, rt DMACCU rd, rs, rt DMACCHI rd, rs, rt DMACCHIU rd, rs, rt DMACCS rd, rs, rt DMACCUS rd, rs, rt DMACCHIS rd, rs, rt DMACCHIUS rd, rs, rt

Description:

The DMACC instruction differs in mnemonics depending an each bit setting of the op codes sat, hi, and us as follows.

Mnemonic	sat	hi	us
DMACC	0	0	0
DMACCU	0	0	1
DMACCHI	0	1	0
DMACCHIU	0	1	1
DMACCS	1	0	0
DMACCUS	1	0	1
DNACCHIS	1	1	0
DMACCHIUS	1	1	1

The number of significant bits in the operands of the DMACC instruction differ depending on whether saturation processing is executed (sat = 1) or not executed (sat = 0).

• When saturation processing is executed (sat = 1): DMACCS, DMACCUS, DMACCHIS, DMACCHIUS instructions

The contents of general-purpose register *rs* are multiplied by the contents of general-purpose register *rt*. If us = 1, both operands are handled as 16-bit unsigned data. If us = 0, both operands are handled as 16-bit signed integers. Sign/zero expansion by software is required for any bits exceeding 16 bits in the operands.

The product of this multiply operation is added to the value in special register *LO*. If us = 1, this add operation handles the values being added as 32-bit unsigned data. If us = 0, the values are handled as 32-bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in special register *LO*.

After saturation processing in 32 bits has been performed (see the table below), the sum from this add operation is loaded into special register *LO*. When hi = 1, data that is the same as the data loaded into special register *HI* is also loaded into general-purpose register *rd*. When hi = 0, data that is the same as the data loaded into special register *LO* is also loaded to general-purpose register *rd*. Overflow exceptions do not occur.



DMACC Doubleword Multiply and Accumulate (2/3) DMACC

• When saturation processing is not executed (sat = 0): DMACC, DMACCU DMACCHI, DMACCHIU instructions

The contents of general-purpose register *rs* are multiplied by the contents of general-purpose register *rt*. If us = 1, both operands are handled as 32-bit unsigned data. If us = 0, both operands are handled as 32-bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the operands.

The product of this multiply operation is added to the value in special register LO. If us = 1, this add operation handles the values being added as 64-bit unsigned data. If us = 0, the values are handled as 64-bit signed integers.

The sum from this add operation is loaded into special register *LO*. When hi = 1, data that is the same as the data loaded into special register *HI* is also loaded into the general-purpose register *rd*. When hi = 0, data that is the same as the data loaded into special register *LO* is also loaded into the general-purpose register *rd*. Overflow exceptions do not occur.

These operations are defined in 64-bit mode or in 32-bit kernel mode. A reserved instruction exception occurs if one of these instructions is executed in 32-bit user/supervisor mode.

The correspondence of us and sat settings and values stored during saturation processing is shown below, along with the hazard cycles required between execution of the instruction for manipulating registers *HI* and *LO* and execution of the DMACC instruction.

Values Stored during Saturation Processing

Hazard Cycle Counts

us	sat	Overflow	Underflow		
0	0	Store calculation result as is	Store calculation result as is		
1	0	Store calculation result as is	Store calculation result as is		
0	1	0x0000 0000 7FFF FFFF	0xFFFF FFFF 8000 0000		
1	1	0xFFFF FFFF FFFF FFFF	None		

Instruction	Cycle Count
MULT, MULTU	1
DMULT, DMULTU	3
DIV, DIVU	36
DDIV, DDIVU	68
MFHI, MFLO	2
MTHI, MTLO	0
MACC	0
DMACC	0

Operation:

64, sat=0, hi=0, us	=0
T:	temp1 \leftarrow ((GPR[rs] ₃₁) ³² GPR[rs]) * ((GPR[rt] ₃₁) ³² GPR[rt])
	temp2 ← temp1 + LO
	LO ← temp2
	$GPR[rd] \leftarrow LO$

DMACC Doubleword Multiply and Accumulate (3/3) **DMACC**

64, sat=0, hi=0, us	s=1
T:	temp1 \leftarrow (0 ³² GPR[rs]) * (0 ³² GPR[rt])
	temp2 \leftarrow temp1 + LO
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow LO$
64, sat=0, hi=1, us	
T:	temp1 \leftarrow ((GPR[rs] ₃₁) ³² GPR[rs]) * ((GPR[rt] ₃₁) ³² GPR[rt])
	temp2 ← temp1 + LO
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow HI$
64, sat=1, hi=1, us	
T:	temp1 \leftarrow (0 ³² GPR[rs]) * (0 ³² GPR[rt])
	temp2 \leftarrow temp1 + LO
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow HI$
64, sat=1,hi=0, us	
T:	temp1 \leftarrow ((GPR[rs] ₃₁) ²² GPR[rs]) * ((GPR[rt] ₃₁) ²² GPR[rt])
	temp2 ← saturation(temp1 + LO)
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow LO$
64, sat=1, hi=0, us	
T:	temp1 \leftarrow (0 ³² GPR[rs]) * (0 ³² GPR[rt])
	temp2 \leftarrow saturation(temp1 + LO)
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow LO$
64, sat=1, hi=1, us	
T:	temp1 \leftarrow ((GPR[rs] ₃₁) ³² GPR[rs]) * ((GPR[rt] ₃₁) ³² GPR[rt])
	temp2 \leftarrow saturation(temp1 + LO)
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow HI$
64, sat=1, hi=1, us	
T:	temp1 \leftarrow (0 ²² GPR[rs]) * (0 ²² GPR[rt])
	temp2 \leftarrow saturation(temp1 + LO)
	$LO \leftarrow temp2$
	$GPR[rd] \leftarrow HI$

Exceptions:

Reserved instruction exception (32-bit user mode/supervisor mode)



DMFC0	Doubl	eword Move Fre	om System	Control Coproc	essor DMFC0
21	26.25	21.20	16 15	11 10	0

31	26 25	21	20 16	15	11 10		0
COP0 0 1 0 0 0	0	DMF 0 0 0 0 1	rt	rd	000	0 0000 0000	
6		5	5	5		11	

DMFC0 rt, rd

Description:

The contents of coprocessor register rd of the CP0 are loaded into general register rt.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception. All 64-bits of the general register destination are written from the coprocessor register source. The operation of DMFC0 on a 32-bit coprocessor 0 register is undefined.

Operation:

64 T: data \leftarrow CPR [0, rd]

T+1: GPR [rt] ← data

Exceptions:

Coprocessor unusable exception (user mode and supervisor mode if CP0 not enabled) Reserved instruction exception (32-bit user mode/supervisor mode)

		25 21	20 16	15 1 ²	1 10	0
	COP0 0 1 0 0 0 0	DMT 0 0 1 0 1	rt	rd	0 000 0000 0000	
	6	5	5	5	11	

DMTC0 Doubleword Move To System Control Coprocessor DMTC0

Format:

DMTC0 rt, rd

Description:

The contents of general register rt are loaded into coprocessor register rd of the CP0.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

All 64-bits of the coprocessor 0 register are written from the general register source. The operation of DMTC0 on a 32-bit coprocessor 0 register is undefined.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined.

Operation:

64 T: data \leftarrow GPR [rt] T+1: CPR [0, rd] \leftarrow data

Exceptions:

Coprocessor unusable exception (In 64-bit/32-bit user and supervisor mode if CP0 not enabled) Reserved instruction exception (32-bit user mode/supervisor mode)



DMULT		Doublewo	ord Multiply	DMULT
31 26	25 21	20 16	15	6 5 0
SPECIAL 0 0 0 0 0 0	rs	rt	0 00 0000 0000	DMULT 0 1 1 1 0 0
6	5	5	10	6

DMULT rs, rt

Description:

The contents of general registers *rs* and *rt* are multiplied, treating both operands as 2's complement values. No integer overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T-2:	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	t	← GPR [rs] * GPR [rt]
		LO	← t630
		HI	← t12764

Exceptions:

OMULTU	Dou	bleword M	ultiply Unsigned	DMULTU
31 26	25 21	20 16	15	6 5 0
SPECIAL 0 0 0 0 0 0	rs	rt	0 00 0000 0000	DMULTU 0 1 1 1 0 1
6	5	5	10	6

DMULTU rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T-2 :	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T-1:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T:	t	← (0 GPR [rs]) * (0 GPR [rt])
		LO	← t 630
		HI	← t 12764

Exceptions:

Reserved instruction exception (32-bit user mode/supervisor mode)



DSLL			Dou	DS	LL				
	31	26	25 21	20 1	6 15	11 10	0 6	3 5	0
	SPECIA 0 0 0 0 0		0 0 0 0 0 0	rt	rd		sa	DSLL 111000	
	6		5	5	5		5	6	

DSLL rd, rt, sa

Description:

The contents of general register *rt* are shifted left by *sa* bits, inserting zeros into the low-order bits. The result is placed in register *rd*.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: s ← 0 || sa GPR [rd] ← GPR [rt]_{(63 - s).0} || 0^s

Exceptions:

[DSLLV		Doublev	vord Shift	Left Log	ical	Variable		DSLL	/
	31	26 25	21	20 16	6 15	11	10	65	0	
	SPECIAL 0 0 0 0 0 0 0		rs	rt	rd		0 0 0 0 0 0		DSLLV 0 1 0 1 0 0	
	6	•	5	5	5		5		6	

DSLLV rd, rt, rs

Description:

The contents of general register *rt* are shifted left by the number of bits specified by the low-order six bits contained in general register *rs*, inserting zeros into the low-order bits. The result is placed in register *rd*.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: $s \leftarrow GPR [rs]_{5..0}$ GPR [rd] $\leftarrow GPR [rt]_{(63-s)..0} \parallel 0^{s}$

Exceptions:

Reserved instruction exception (32-bit user mode/supervisor mode)



DSL	L32	Doubl	eword Shif	t Left Logi	cal + 32	DSLL	32
31	26	25 21	20 16	15 11	10	6 5	0
	0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	DSLL32 1 1 1 1 0 0	
	6	5	5	5	5	6	

DSLL32 rd, rt, sa

Description:

The contents of general register rt are shifted left by 32 + sa bits, inserting zeros into the low-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: s ← 1 || sa GPR [rd] ← GPR [rt]_{(63 - s).0} || 0^s

Exceptions:

DSRA		Doubl	eword Shi	ft Right A	rithmetic	;	DSRA
31	26 25	21	20 16	6 15	11 10	65	0
SPECIAL 0 0 0 0 0 0	0	0 0 0 0 0	rt	rd	sa		DSRA 1 1 1 0 1 1
6		5	5	5	5		6

DSRA rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits. The result is placed in register *rd*.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: s ← 0 || sa

 $\mathsf{GPR} [\mathsf{rd}] \leftarrow (\mathsf{GPR} [\mathsf{rt}]_{63})^{\mathsf{s}} || \mathsf{GPR} [\mathsf{rt}]_{63..\mathsf{s}}$

Exceptions:

Reserved instruction exception (32-bit user mode/supervisor mode)



L	JSRAV	Doublewo	ord Shift Rig	ght Arithme	etic Variable	e DSRAV
	31 2	6 25 21	20 16	15 1 ⁷	1 10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	DSRAV 0 1 0 1 1 1
	6	5	5	5	5	6

-

Format:

DSRAV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order six bits of general register *rs*, sign-extending the high-order bits. The result is placed in register *rd*.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: $s \leftarrow GPR [rs]_{5..0}$ GPR [rd] $\leftarrow (GPR [rt]_{63})^{s} \parallel GPR [rt]_{63..s}$

Exceptions:

DSRA	32 Do	ubleword S	Shift Right A	Arithmetic +	32 DS	RA32
31	26.25	21.20	16 15	11 10	6.5	0

31	26	25 21	20 16	15 11	10 0	6 5 C)
	SPECIAL 0 0 0 0 0 0	0 0 0 0 0 0	rt	rd	sa	DSRA32 1 1 1 1 1 1	
	6	5	5	5	5	6	_

DSRA32 rd, rt, sa

Description:

The contents of general register rt are shifted right by 32 + sa bits, sign-extending the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: s ← 1 || sa

 $\mathsf{GPR} [\mathsf{rd}] \leftarrow (\mathsf{GPR} [\mathsf{rt}]_{63})^{\mathsf{s}} || \mathsf{GPR} [\mathsf{rt}]_{63..\mathsf{s}}$

Exceptions:



C	DSRL	Doubleword Shift Right Logical							DSRL
	31	26 25	21	20	16 15	11	10	65	0
	SPECIAL 0 0 0 0 0 0		0 0 0 0 0 0	rt		rd	sa		DSRL 1 1 1 0 1 0
	6	·	5	5		5	5	·	6

DSRL rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: $s \leftarrow 0 \parallel sa$ GPR [rd] $\leftarrow 0^{s} \parallel$ GPR [rt]_{63..s}

Exceptions:

DSRLV			Doublew	ord Shift	Right	t Logica	I Variable	DSR	LV
	31	26 2	25 21	20	16 15	11	10	6 5	0
	SPECIAL 0 0 0 0 0 0		rs	rt		rd	0 0 0 0 0 0	DSRLV 0 1 0 1 1 0	
	6		5	5		5	5	6	

DSRLV rd, rt, rs

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order six bits of general register *rs*, inserting zeros into the high-order bits. The result is placed in register *rd*.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: $s \leftarrow GPR [rs]_{5..0}$ GPR [rd] $\leftarrow 0^{s} \parallel GPR [rt]_{63..s}$

Exceptions:

Reserved instruction exception (32-bit user mode/supervisor mode)



DSRL32			Doubleword Shift Right Logical + 32			DSRL32		
	31	26 25	21	20 16	15 11	1 10	6 5	0
	SPECIAL 0 0 0 0 0 0	0	0 0 0 0 0	rt	rd	sa	DSRL32 1 1 1 1 1 0	
	6		5	5	5	5	6	_

DSRL32 rd, rt, sa

Description:

The contents of general register rt are shifted right by 32 + sa bits, inserting zeros into the high-order bits. The result is placed in register rd.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: $s \leftarrow 1 \parallel sa$ GPR [rd] $\leftarrow 0^{s} \parallel$ GPR [rt]_{63..s}

Exceptions:

DSUB		Doublewo	rd Subtrac	t	DSUB
31 26	25 21	20 16	15 11	10 6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	DSUB 1 0 1 1 1 0
6	5	5	5	5	6

DSUB rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

An integer overflow exception takes place if the carries out of bits 62 and 63 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: GPR [rd] \leftarrow GPR [rs] – GPR [rt]

Exceptions:

Integer overflow exception

Reserved instruction exception (32-bit user mode/supervisor mode)



.

DSUBU	Dou	bleword S	ubtract Un	signed	DSUE	SU
31 2	26 25 21	20 16	6 15	11 10	6 5	0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	DSUBU 1 0 1 1 1 1	
6	5	5	5	5	6	

Format:

DSUBU rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

The only difference between this instruction and the DSUB instruction is that DSUBU never traps on overflow. No integer overflow exception occurs under any circumstances.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64 T: GPR [rd] ← GPR [rs] – GPR [rt]

Exceptions:

ERET		Exception Return	ERET		
31	26 25	24	6 5	0	
COP0 0 1 0 0 0 0	CO 1	0 000 0000 0000 0000 0000	ER 0 1 1		
6	1	19	6	3	

ERET

Description:

ERET is the instruction for returning from an interrupt, exception, or error trap. Unlike a branch or jump instruction, ERET does not execute the next instruction.

ERET must not itself be placed in a branch delay slot.

If the processor is servicing an error trap (SR2 = 1), then load the PC from the ErrorEPC register and clear the *ERL* bit of the Status register (SR2). Otherwise (SR2 = 0), load the PC from the EPC register, and clear the *EXL* bit of the Status register (SR1 = 0).

When a MIPS16 instruction can be executed, the value of clearing the least significant bit of the EPC or error EPC register to 0 is loaded to PC. This means the content of the least significant bit is reflected on the ISA mode bit (internal).

Operation:

32, 64	T:	if SR ₂ = 1 then
		if MIPS16EN = 1 then
		$PC \leftarrow ErrorEPC_{631} \parallel 0$
		$ISA\;MODE \leftarrow ErrorEPC_0$
		else
		$PC \leftarrow ErrorEPC$
		endif
		SR ← SR313 0 SR10
		else
		if MIPS16EN = 1 then
		$PC \leftarrow EPC_{631} \parallel 0$
		$ISA\;MODE \leftarrow EPC_0$
		else
		$PC \leftarrow EPC$
		endif
		$SR \leftarrow SR_{^{312}} \parallel 0 \parallel SR_0$
		endif

Exceptions:

Coprocessor unusable exception



HIBERNA	\TE	Hibernate	HIBERNATE		
31 :	26 25	4	6	5 0	
COP0 0 1 0 0 0 0	CO 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	HIBERNATE 1 0 0 0 1 1		
6	1	19		6	

HIBERNATE

Description:

HIBERNATE instruction starts mode transition from Fullspeed mode to Hibernate mode.

When the HIBERNATE instruction finishes the WB stage, the processor wait by the SysAD bus is idle state, after then the internal clocks and the system interface clocks will shut down, thus freezing the pipeline.

Cold Reset causes the Hibernate mode to the Fullspeed mode transition.

Operation:

32, 64 T:

T+1: Hibernate operation ()

Exceptions:

Coprocessor unusable exception

J	Jump	J
31 26 2	25	0
J 000010	target	
6	26	

J target

Description:

The 26-bit target address is shifted left two bits and combined with the high-order four bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction.

Operation:

32 T: temp \leftarrow target T+1: PC \leftarrow PC_{31..28} || temp || 0² 64 T: temp \leftarrow target T+1: PC \leftarrow PC_{63..28} || temp || 0²

Exceptions:

None



JAL	Jump And Link	JAL
31 26 25		0
JAL 0 0 0 0 1 1	target	
6	26	

JAL target

Description:

The 26-bit target address is shifted left two bits and combined with the high-order four bits of the address of the delay slot. The program unconditionally jumps to this calculated address with a delay of one instruction. The address of the instruction after the delay slot is placed in the link register, *r31*. The address of the instruction immediately after a delay slot is placed in the link register (r31). When a MIPS16 instruction can be executed, the value of bit 0 of r31 indicates the ISA mode bit before jump.

Operation:

32	T:	temp \leftarrow target
		If MIPS16En = 1 then
		$GPR[31] \leftarrow (PC+8)_{311} \parallel ISA MODE$
		else
		GPR[31] ← PC+8
		endif
	T+1:	$PC \leftarrow PC_{3128} \parallel temp \parallel 0^2$
64	T:	temp \leftarrow target
		If MIPS16EN = 1 then
		GPR[31] ← (PC+8)631 ISA MODE
		else
		GPR[31] ← PC+8
		endif
	T+1:	$PC \leftarrow PC_{6328} \parallel temp \parallel 0^2$

Exceptions:

None

JAL	.R		Jump And Link Register				JALR	
31	26	25 21	20 16	6 15	11 10	65	0	
	SPECIAL 000000	rs	0 0 0 0 0 0	rd	0 0 0 0		JALR 0 1 0 0 1	
	6	5	5	5	5	5	6	

JALR rs

JALR rd, rs

Description:

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction. When a MIPS16 instruction can be executed, the program unconditionally jumps with a delay of one instruction to the address indicated by the value of clearing the least significant bit of the general-purpose register *rs* to 0. Then, the content of the least significant bit of the general-purpose register *rs* is set to the ISA mode bit (internal). The address of the instruction after the delay slot is placed in general register *rd*. The default value of *rd*, if omitted in the assembly language instruction, is 31. When a MIPS16 instruction can be executed, the value of bit 0 of *rd* indicates the ISA mode bit before jump. Register specifiers *rs* and *rd* may not be equal, because such an instruction does not have the same effect when re-executed. Because storing a link address destroys the contents of *rs* if they are equal. However, an attempt to execute this instruction is *not* trapped, and the result of executing such an instruction is undefined.

Since 32-bit length instructions must be word-aligned, a **JALR** instruction must specify a target register (*rs*) that contains an address whose two low-order bits are zero when a MIPS16 instruction can be executed. If these low-order bits are not zero, an address error exception will occur when the jump target instruction is subsequently fetched.

Operation:

32, 64	T:	temp \leftarrow GPR [rs]
		If MIPS16EN = 1 then
		$GPR\;[rd] \leftarrow (PC + 8)_{631} \parallel ISA\;MODE$
		else
		$GPR\;[rd] \gets PC + 8$
		endif
	T+1:	If MIPS16EN = 1 then
		PC ← temp ₆₃₁ 0
		ISA MODE ← temp₀
		else
		$PC \leftarrow temp$
		endif

Exceptions:

None



JALX	Jump And Link Exchange	JALX
31 2	6 25	0
JALX 011101	target	
6	26	

JALX target

Description:

When a MIPS16 instruction can be executed, a 26-bit target is shifted to left by 2 bits and then added to higher 4 bits of the delay slot's address to make a target address. The program unconditionally jumps to the target address with a delay of one instruction. The address of the instruction that follows the delay slot is stored to the link register (r31). The ISA mode bit is inverted with a delay of one instruction. The value of bit 0 of the link register (r31) indicates the ISA mode bit before jump.

Operation:

32	T:	temp \leftarrow target
		GPR [31] ← (PC + 8)311 ISA MODE
	T+1:	$PC \leftarrow PC_{3128} \parallel temp \parallel 0^2$
		ISA MODE toggle
64	т·	tomp (target
64	T:	temp ← target
64		GPR [31] ← (PC + 8) ₆₃₁ ISA MODE
64		1 0

Exceptions:

Reserved instruction exception (when MIPS16 instruction execution disabled)

JR			Jump Register		JR
31	26	25 21	20	65	0
	SPECIAL 00000	rs	0 000 0000 0000 0000	JF 0 0 1	
	6	5	15	6	3

JR rs

Description:

The program unconditionally jumps to the address contained in general register *rs*, with a delay of one instruction.

When a MIPS16 instruction can be executed, the program unconditionally jumps with a delay of one instruction to the address indicated by the value of clearing the least significant bit of the general register *rs* to 0. Then, the content of the least significant bit of the general register *rs* is set to the ISA mode bit (internal).

Since 32-bit length instructions must be word-aligned, a JR instruction must specify a target register (*rs*) that contains an address whose two low-order bits are zero when a MIPS16 instruction can be executed. If these low-order bits are not zero, an address error exception will occur when the jump target instruction is subsequently fetched.

Operation:

32, 64 T T	Г: Г+1:	temp \leftarrow GPR [rs] If MIPS16EN = 1 then
		PC ← temp _{63.1} 0 ISA MODE ← temp ₀
		else
		PC ← temp endif

Exceptions:

None



B			Load By	/te	LB
31	26 25	21 20	16 15		0
LB 100000	base	rt		offset	
6	5	5		16	

LB rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow \left(\left(offset_{15}\right)^{16} \mid\mid offset_{150}\right) + GPR \; [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 13} \mid\mid (pAddr_{20} \; xor \; ReverseEndian^3) \\ mem \leftarrow LoadMemory \; (uncached, \; BYTE, \; pAddr, \; vAddr, \; DATA) \\ byte \leftarrow vAddr_{20} \; xor \; BigEndianCPU^3 \\ GPR \; [rt] \leftarrow \left(mem_{7 + 8^* \; byte}\right)^{24} \mid\mid mem_{7 + 8^* \; byte8^* \; byte} \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{150}) + GPR \ [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} \ xor \ ReverseEndian^3) \\ mem \leftarrow LoadMemory \ (uncached, \ BYTE, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{20} \ xor \ BigEndianCPU^3 \\ GPR \ [rt] \leftarrow \left(mem_{7 + 8^* \ byte}\right)^{56} \parallel mem_{7 + 8^* \ byte.8^* \ byte} \end{array}$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

L	BU		Load Byte	e Unsigned	LBU
	31 26	6 25 21	20 16	15	0
	LBU 1 0 0 1 0 0	base	rt	offset	
	6	5	5	16	

LBU rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into general register *rt*.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{150}) + GPR \; [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 13} \mid\mid (pAddr_{20} \; xor \; ReverseEndian^3) \\ mem \leftarrow LoadMemory \; (uncached, \; BYTE, pAddr, vAddr, \; DATA) \\ byte \leftarrow vAddr_{20} \; xor \; BigEndianCPU^3 \\ GPR \; [rt] \leftarrow 0^{24} \mid\mid mem_{7 + 8^* \; byte.8^* \; byte} \end{array}$
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³) mem ← LoadMemory (uncached, BYTE, pAddr, vAddr, DATA) byte ← vAddr ₂₀ xor BigEndianCPU ³ GPR [rt] ← 0 ⁵⁶ mem _{7 + 8* byte8* byte}

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception



L	_D		Load Do	ubleword	LD
	31 26	25 21	20 16	15	0
	LD 1 1 0 1 1 1	base	rt	offset	
	6	5	5	16	

LD rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the 64-bit doubleword at the memory location specified by the effective address are loaded into general register *rt*.

If any of the three least-significant bits of the effective address are non-zero, an address error exception occurs. This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		data ← LoadMemory (uncached, DOUBLEWORD, pAddr, vAddr, DATA)
		GPR [rt] ← data

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (32-bit user mode/supervisor mode)

*	LDL		L	oad Dou	bleword Left (1	/3)	LDL
	31	26	25 2	1 20	16 15		0
	LDL 0 1 1 0		base	rt		offset	
	6		5	5		16	


LDL rt, offset (base)

Description:

This instruction can be used in combination with the LDR instruction to load doubleword data that does not exist within the doubleword boundary from memory into general-purpose register *rt*. LDL loads the higher portion of data and LDR loads the lower portion of data into the register.

The LDL instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address that can specify an arbitrary byte. Regarding the doubleword data with the address-specified byte as its most-significant byte in the memory, the LDL instruction only loads data from within the doubleword boundary the same as the target address and stores the data in the higher bytes of general-purpose register *rt*. The rest of the bytes in general-purpose register *rt* will not be changed. The number of bytes to be loaded may range from 1 to 8 bytes depending on the specified address.

In other words, the LDL instruction stores the address-specified byte in the most-significant byte of generalpurpose register *rt*, and if there is lower byte data following within the same doubleword boundary, this data is repeatedly stored in the next byte of general-purpose register *rt*. The rest of the lower bytes will not be changed.





LDL Load Doubleword Left (2/3)

LDL

The contents of general-purpose register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LDL (or LDR) instruction which also specifies register *rt*.

No address error exceptions due to alignment are possible.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

Г

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR [base]
		(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} \text{ xor ReverseEndian}^3)$
		if BigEndianMem = 0 then
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel 0^3$
		endif
		byte ← vAddr₂₀ xor BigEndianCPU ³
		$mem \leftarrow LoadMemory$ (uncached, byte, pAddr, vAddr, DATA)
		GPR [rt] ← mem7 + 8 * byte0 GPR [rt]55 – 8 * byte0

LDL

Load Doubleword Left (3/3)

LDL

Phase-out/Discontinued

The relationship between the address given to the LDL instruction and its result (each byte of the register) is as follows.

LDL								
Register	Α	В	С	D	E	F	G	Н
Memory	I	J	К	L	М	Ν	0	Р

vAddr20	Big Endian CPU = 0				Big Endian CPU = 1			
	Destination	Туре	Off	set	Destination	Туре	Offs	set
			LEM	BEM			LEM	BEM
0	PBCDEFGH	0	0	7	IJKLMNOP	7	0	0
1	OPCDEFGH	1	0	6	JKLMNOPH	6	0	1
2	NOPDEFGH	2	0	5	KLMNOPGH	5	0	2
3	MNOPEFGH	3	0	4	LMNOPFGH	4	0	3
4	LMNPEFGH	4	0	3	MNOPEFGH	3	0	4
5	KLMNOPGH	5	0	2	NOPDEFGH	2	0	5
6	JKLMNOPH	6	0	1	OPCDEFGH	1	0	6
7	IJKLMNOP	7	0	0	PBCDEFGH	0	0	7

Remark *Type* AccessType (see Table 2-3 Byte Specification Related to Load and Store Instructions) output to memory

Offset pAddr2...0 output to memory

LEM : Little-endian memory (BigEndianMem = 0) *BEM* : Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception



* LDR			Lo	bad Double	eword Right (1/3)	LDR
	31	26	25 2 ²	1 20 1	6 15	0
	LDR 0 1 1 0		base	rt	offset	
	6		5	5	16	


LDR rt, offset (base)

Description:

This instruction can be used in combination with the LDL instruction to load doubleword data that does not exist within the doubleword boundary from memory into general-purpose register *rt*. The LDL instruction loads the higher portion of data and LDR instruction loads the lower portion of data into the register.

The LDR instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address that can specify an arbitrary byte. Regarding the doubleword data with the address-specified byte as its least-significant byte in the memory, the LDR instruction only loads data from within the doubleword boundary the same as the target address and stores the data in the lower bytes of general-purpose register *rt*. The rest of the bytes in general-purpose register *rt* will not be changed. The number of bytes to be loaded may range from 1 to 8 bytes depending on the specified address.

In other words, the LDR instruction stores the address-specified byte in the least-significant byte of generalpurpose register *rt*, and if there is higher byte data following within the same doubleword boundary, this data is repeatedly stored in the next byte of general-purpose register *rt*. The rest of the higher bytes will not be changed.



LDR Load Doubleword Right (2/3)

LDR

The contents of general-purpose register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LDR (or LDL) instruction which also specifies register *rt*.

No address error exceptions due to alignment are possible.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

^	per	oti	nn	
	per	au	UII	•

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset _{15.0}) + GPR [base]
		$(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)$
		pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³)
		if BigEndianMem = 1 then
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel 0^3$
		endif
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		mem ← LoadMemory (uncached, DOUBLEWORD-byte, pAddr, vAddr, DATA)
		GPR [rt] ← GPR [rt]6364 – 8 * byte mem638 * byte




LDR

Load Doubleword Right (3/3)

LDR

The relationship between the address given to the LDR instruction and its result (each byte of the register) is as follows.



vAddr20	Big Endian CPU = 0				Big Ei	ndian CPU =	= 1	
	Destination	Туре	Offset		Destination	Туре	Offs	set
			LEM BEM				LEM	BEM
0	IJKLMNOP	7	0	0	ABCDEFGI	0	7	0
1	AIJKLMNO	6	1	0	ABCDEFIJ	1	6	0
2	ABIJKLMN	5	2	0	ABCDEIJK	2	5	0
3	ABCIJKLM	4	3	0	ABCDIJKL	3	4	0
4	ABCDIJKL	3	4	0	ABCIJKLM	4	3	0
5	ABCDEIJK	2	5	0	ABIJKLMN	5	2	0
6	ABCDEFIJ	1	6	0	AIJKLMNO	6	1	0
7	ABCDEFGI	0	7	0	IJKLMNOP	7	0	0

Remark *Type* AccessType (see Table 2-3 Byte Specification Related to Load and Store Instructions) sent to memory

Offset pAddr_{2.0} output to memory *LEM* :Little-endian memory (BigEndianMem = 0) *BEM* : Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception

L	_H		Load H	alfword	LH
	31 20	6 25 21	20 16	15	0
	LH 100001	base	rt	offset	
	6	5	5	16	

LH rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into general register *rt*.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots0}) + GPR \ [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots3} \mid\mid (pAddr_{2\ldots0} \ xor \ (ReverseEndian^2 \mid\mid 0)) \\ mem \leftarrow LoadMemory \ (uncached, \ HALFWORD, \ pAddr, \ vAddr, \ DATA) \\ byte \leftarrow vAddr_{2\ldots0} \ xor \ (BigEndianCPU^2 \mid\mid 0) \\ GPR \ [rt] \leftarrow (mem_{15+8} \ byte)^{16} \mid\mid mem_{15+8} \ byte_{\ldots8} \ byte \end{array}$
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ² 0)) mem ← LoadMemory (uncached, HALFWORD, pAddr, vAddr, DATA) byte ← vAddr ₂₀ xor (BigEndianCPU ² 0) GPR [rt] ← (mem _{15+8*byte}) ⁴⁸ mem _{15+8*byte} 8*byte

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception



LHU			oad Halfwo	LHU	
	31 26	§ 25 21	20 16	15	0
	LHU 1 0 0 1 0 1	base	rt	offset	
	6	5	5	16	

LHU rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into general register *rt*.

If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

32	T:	$\begin{split} & vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR \; [base] \\ & (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ & pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \; xor \; (ReverseEndian^2 \mid\mid 0)) \\ & mem \leftarrow LoadMemory \; (uncached, HALFWORD, pAddr, vAddr, DATA) \\ & byte \leftarrow vAddr_{2\ldots 0} \; xor \; (BigEndianCPU^2 \mid\mid 0) \\ & GPR \; [rt] \leftarrow 0^{16} \mid\mid mem_{15 + 8 \; ^{+} byte \ldots 8 \; ^{+} byte} \end{split}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{15\ldots0}) + GPR \; [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots3} \mid\mid (pAddr_{2\ldots0} \; xor \; (ReverseEndian^2 \mid\mid 0)) \\ mem \leftarrow LoadMemory \; (uncached, \; HALFWORD, \; pAddr, \; vAddr, \; DATA) \\ byte \leftarrow vAddr_{2\ldots0} \; xor \; (BigEndianCPU^2 \mid\mid 0) \\ GPR \; [rt] \leftarrow 0^{48} \mid\mid mem_{15 + 8 \; ^* \; byte \ldots 8 \; ^* \; byte} \end{array}$

Exceptions:

TLB refill exception TLB invalid exception Bus Error exception Address error exception

L	JUI		Load Uppe	r Immediate	LUI
	31 26	3 25 21	20 16	15	0
	LUI 0 0 1 1 1 1	0 0 0 0 0 0	rt	immediate	
	6	5	5	16	

LUI rt, immediate

Description:

The 16-bit *immediate* is shifted left 16 bits and concatenated to 16 bits of zeros. The result is placed into general register *rt*. In 64-bit mode, the loaded word is sign-extended.

Operation:

32 T: GPR [rt] \leftarrow immediate || 0¹⁶ 64 T: GPR [rt] \leftarrow (immediate 15)³² || immediate || 0¹⁶

Exceptions:

None



LW		Load Word			
31	26 25	21	20 10	6 15	0
LV 100		base	rt	offset	
6	3	5	5	16	

LW rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. In 64-bit mode, the loaded word is sign-extended.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

Operation:

32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian 0 ²))
		mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
		byte \leftarrow vAddr ₂₀ xor (BigEndianCPU 0 ²)
		GPR [rt] ← mem _{31 + 8 * byte8 * byte}
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian 0 ²))
		mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA)
		byte \leftarrow vAddr ₂₀ xor (BigEndianCPU 0 ²)
		$GPR[rt] \leftarrow (mem_{31} + s^* byte)^{32} mem_{31} + s^* byte_{\dots s}^* byte$

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception

*	LWL			Load	Word Left	(1/3)	LWL
	31	26 2	25 2	21 20	16 15		0
	LWI 1 0 0 0		base	rt		offset	
	6	•	5	5	4	16	


LWL rt, offset (base)

Description:

This instruction can be used in combination with the LWR instruction to load word data that does not exist within the word boundary from memory into general-purpose register *rt*. LWL loads the higher portion of data and LWR loads the lower portion data into the register.

The LWL instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address that can specify an arbitrary byte. Regarding the word data with the address-specified byte as its most-significant byte in the memory, the LWL instruction only loads data from within the word boundary the same as the target address and stores the data in the higher bytes of general-purpose register *rt*. The rest of the bytes in general-purpose register *rt* will not be changed. The number of bytes to be loaded may range from 1 to 4 bytes depending on the specified address.

In other words, the LWL instruction stores the address-specified byte in the most-significant byte of generalpurpose register *rt*, and if there is lower byte data following within the same word boundary, this data is repeatedly stored in the next byte of general-purpose register *rt*. The rest of the lower bytes will not be changed.





LWL

Load Word Left (2/3)

LWL

The contents of general-purpose register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LWL (or LWR) instruction which also specifies register *rt*.

No address error exceptions due to alignment are possible.

Operation:

32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} \text{ xor ReverseEndian}^3)$
		if BigEndianMem = 0 then
		$pAddr \leftarrow pAddr_{PSIZE - 12} \parallel 0^2$
		endif
		byte \leftarrow vAddr ₁₀ xor BigEndianCPU ²
		word \leftarrow vAddr ₂ xor BigEndianCPU
		mem \leftarrow LoadMemory (uncached, byte, pAddr, vAddr, DATA)
		temp
		$GPR[rt] \leftarrow temp$
		19
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} \text{ xor ReverseEndian}^3)$
		if BigEndianMem = 0 then
		$pAddr \leftarrow pAddr_{PSIZE - 12} \parallel 0^2$
		endif
		byte \leftarrow vAddr ₁₀ xor BigEndianCPU ²
		word \leftarrow vAddr ₂ xor BigEndianCPU
		mem \leftarrow LoadMemory (uncached, 0 byte, pAddr, vAddr, DATA)
		temp \leftarrow mem32 * word + 8 * byte + 732 * word GPR [rt]23 - 8 * byte0
		GPR [rt] \leftarrow (temp ₃₁) ³² temp


LWL

Load Word Left (3/3)

LWL

Phase-out/Discontinued

The relationship between the address given to the LWL instruction and its result (each byte of the register) is as follows.



vAddr20	Big Endian CPU = 0				Big Endian CPU = 1			
	Destination	Туре	Off	set	Destination	Туре	Offs	set
			LEM	BEM			LEM	BEM
0	SSSSPFGH	0	0	7	SSSSIJKL	3	4	0
1	SSSSOPGH	1	0	6	SSSSJKLH	2	4	1
2	SSSSNOPH	2	0	5	SSSSKLGH	1	4	2
3	SSSSMNOP	3	0	4	SSSSLFGH	0	4	3
4	SSSSLFGH	0	4	3	SSSSMNOP	3	0	4
5	SSSSKLGH	1	4	2	SSSSNOPH	2	0	5
6	SSSSJKLH	2	4	1	SSSSOPGH	1	0	6
7	SSSSIJKL	3	4	0	SSSSPFGH	0	0	7

Remark *Type* AccessType (see **Table 2-3 Byte Specification Related to Load and Store Instructions**) output to memory

Offset pAddr2..0 output to memory

LEM : Little-endian memory (BigEndianMem = 0)

BEM : Big-endian memory (BigEndianMem = 1)

S sign-extend of destination bit 31

Exceptions:

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception



*	LWR			Load Word Right (1/3)		
	31	26	25 2 ²	1 20 1	6 15	0
	LWR 1001		base	rt	offset	
	6	•	5	5	16	


LWR rt, offset (base)

Description:

This instruction can be used in combination with the LWL instruction to load word data that does not exist within the word boundary from memory into general-purpose register *rt*. LWR loads the lower potion of data and LWL loads the higher potion of data to the register.

The LWR instruction adds its sign-extended 16-bit offset to the contents of general-purpose register base to form a virtual address that can specify an arbitrary byte. Regarding the word data with the address-specified byte as its least-significant byte in the memory, the LWR instruction only loads data from within the word boundary the same as the target address and stores the data in the lower bytes of general-purpose register *rt*. The rest of the bytes in general-purpose register *rt* will not be changed. The number of bytes to be loaded may range from 1 to 4 bytes depending on the specified address.

In other words, the LWR instruction stores the address-specified byte in the least-significant byte of generalpurpose register *rt*, and if there is higher byte data following within the same word boundary, this data is repeatedly stored in the next byte of general-purpose register *rt*. The rest of the higher bytes will not be changed.



LWR

0

Load Word Right (2/3)

LWR

Phase-out/Discontinued

The contents of general-purpose register *rt* are internally bypassed within the processor so that no NOP is needed between an immediately preceding load instruction which specifies register *rt* and a following LWR (or LWL) instruction which also specifies register *rt*.

No address error exceptions due to alignment are possible.


p <u>erati</u>	on:	
32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR \; [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \; xor \; ReverseEndian^3) \\ if \; BigEndianMem = 1 \; then \\ \qquad pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \mid\mid 0^3 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \; xor \; BigEndianCPU^2 \\ word \leftarrow vAddr_2 \; xor \; BigEndianCPU \\ mem \leftarrow LoadMemory \; (uncached, 0 \mid\mid byte, pAddr, vAddr, DATA) \\ temp \leftarrow GPR \; [rt]_{31\ldots 32-8^* \; byte} \mid\mid mem_{31} + 32^* \; word \ldots 32^* \; word + 8^* \; byte \\ GPR \; [rt] \leftarrow temp \end{array}$
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR \ [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 1 \ then \\ \qquad pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \parallel 0^3 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ word \leftarrow vAddr_2 \ xor \ BigEndianCPU \\ mem \leftarrow LoadMemory \ (uncached, \ WORD\text{-byte}, \ pAddr, \ vAddr, \ DATA) \\ temp \leftarrow \ GPR \ [rt]_{31\ldots 32 - 8^+ \ byte} \parallel mem_{31 + 32^+ \ word \ldots 32^+ \ word + 8^+ \ byte} \\ \\ GPR \ [rt] \leftarrow (temp_{31})^{32} \parallel temp \end{array}$

LWR

Load Word Right (3/3)

LWR

The relationship between the address given to the LWR instruction and its result (each byte of the register) is as follows.



vAddr20	Big E	Endian CPU = 0			Big Endian CPU = 1			
	Destination	Туре	Off	set	Destination	Туре	Offs	set
			LEM BEM				LEM	BEM
0	SSSSMNOP	3	0 4		SSSSEFGI	0	7	0
1	SSSSEMNO	2	1	4	SSSSEFIJ	1	6	0
2	SSSSEFMN	1	2	4	SSSSEIJK	2	5	0
3	SSSSEFGM	0	3	4	SSSSIJKL	3	4	0
4	SSSSIJKL	3	4	0	SSSSEFGM	0	3	4
5	SSSSEIJK	2	5	0	SSSSEFMN	1	2	4
6	SSSSEFIJ	1	6	0	SSSSEMNO	2	1	4
7	SSSSEFGI	0	7	0	SSSSMNOP	3	0	4

Remark *Type* AccessType (see Table 2-3 Byte Specification Related to Load and Store Instructions) output to memory

Offset pAddr_{2..0} output to memory *LEM* : Little-endian memory (BigEndianMem = 0)

BEM : Big-endian memory (BigEndianMem = 1)

S sign-extend of destination bit 31

Exceptions:

TLB refill exception

TLB invalid exception

Bus error exception

Address error exception

LWU		Load Wor	d Unsigned	LWU
31 26	25 21	20 16	15	0
LWU 1 0 1 1 1 1	base	rt	offset	
6	5	5	16	

LWU rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of the word at the memory location specified by the effective address are loaded into general register *rt*. The loaded word is zero-extended.

If either of the two least-significant bits of the effective address is non-zero, an address error exception occurs.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

32	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR \mid [base] \\ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ mem \leftarrow LoadMemory \; (uncached, \; WORD, \; pAddr, \; vAddr, \; DATA) \\ byte \leftarrow vAddr_{2\ldots 0} \; xor \; (BigEndianCPU \mid\mid 0^2) \\ GPR \; [rt] \leftarrow 0^{32} \mid\mid mem_{31+8} \cdot byte_{\ldots 8} \cdot byte \end{array}$
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian 0 ²)) mem ← LoadMemory (uncached, WORD, pAddr, vAddr, DATA) byte ← vAddr ₂₀ xor (BigEndianCPU 0 ²) GPR [rt] ← 0 ³² mem _{31 + 8 + byte8 + byte}

Exceptions:

TLB refill exception TLB invalid exception Bus error exception Address error exception Reserved instruction exception (32-bit user mode/supervisor mode)



MACC	Μι	ltiply and A	Accumulate	e (1/	5)			MACC
31 26	25 21	20 16	15 1 ⁻	1 10	9	8 7	6	5 0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	sat	hi	00	us	MACC 1 0 1 0 0 0
6	5	5	5	1	1	2	1	6

MACC rd, rs, rt MACCU rd, rs, rt MACCHI rd, rs, rt MACCHIU rd, rs, rt MACCS rd, rs, rt MACCUS rd, rs, rt MACCHIS rd, rs, rt MACCHIUS rd, rs, rt

Description:

MACC instruction differs mnemonics by each setting of op codes sat, hi and us as follows.

Mnemonic	sat	hi	us
MACC	0	0	0
MACCU	0	0	1
MACCHI	0	1	0
MACCHIU	0	1	1
MACCS	1	0	0
MACCUS	1	0	1
MACCHIS	1	1	0
MACCHIUS	1	1	1

The number of significant bits in the operands of the MACC instruction differ depending on whether saturation processing is executed (sat = 1) or not executed (sat = 0).

When saturation processing is executed (sat = 1): MACCS, MACCUS, MACCHIS, MACCHIUS instructions The contents of general register *rs* is multiplied by the contents of general register *rt*. If both operands are set as "us = 1" (MACCUS, MACCHIUS instructions), the contents are handled as 16 bit unsigned data. If they are set as "us = 0" (MACCS, MACCHIS instructions), the contents are handled as 16 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 16 bits in the operands. The product of this multiply operation is added to a 64-bit value (of which only the low-order 32 bits are valid) that is linked to the HI and LO special registers. If us = 1, this add operation handles the values being added as 32 bit unsigned data. If us = 0, the values are handled as 32 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the linked HI and LO special registers. After saturation processing to 32 bits has been performed (see the table below), the sum from this add operation is loaded to the HI and LO special register. When hi = 1 (MACCHIS, MACCHIUS instructions), data that is the same as the data loaded to the HI special register is also loaded to the rd general register. When hi = 0 (MACCS, MACCUS instructions), data that is the same as the data loaded to the LO special register is also loaded to the rd general register. Overflow exceptions do not occur.

MACC

Multiply and Accumulate (2/5)

MACC

When saturation processing is not executed (sat = 0): MACC, MACCU, MACCHI, MACCHIU instructions The contents of general register *rs* is multiplied to the contents of general register *rt*. If both operands are set as "us = 1" (MACCU, MACCHIU instructions), the contents are handled as 32 bit unsigned data. If they are set as "us = 0" (MACC, MACCHI instructions), the contents are handled as 32 bit signed integers. Sign/zero expansion by software is required for any bits exceeding 32 bits in the operands. The product of this multiply operation is added to a 64-bit value that is linked to the HI and LO special registers. If us = 1, this add operation handles the values being added as 64 bit unsigned data. If us = 0, the values are handled as 64 bit signed integers.

The low-order word from the 64-bit sum from this add operation is loaded to the LO special register and the high-order word is loaded to the HI special register. When hi = 1 (MACCHI, MACCHIU instructions), data that is the same as the data loaded to the HI special register is also loaded to the rd general register. When hi = 0 (MACC, MACCU instructions), data that is the same as the data loaded to the LO special register is also loaded to the rd general register is also loaded to the rd general register. Overflow exceptions do not occur.

The correspondence of us and sat settings and values stored during saturation processing is shown below, along with the hazard cycles required between execution of the instruction for manipulating the HI and LO registers and execution of the MACC instruction.

values Store	a auring s	Saturation	Processing	

....

Hazard Cycle Counts

us	sat	Overflow	Underflow		
0	0	Store calculation result as is	Store calculation result as is		
1	0	Store calculation result as is	Store calculation result as is		
0	1	0000 0000 7FFF FFFFH	FFFF FFFF 8000 0000H		
1	1	FFFF FFFF FFFF FFFFH	None		

Instr	uction	Cycle Count
MULT,	MULTU	1
DMULT,	DMULTU	3
DIV,	DIVU	36
DDIV,	DDIVU	68
MFHI,	MFLO	2
MTHI,	MTLO	0
MACC		0
DMACC		0

MACC

Multiply and Accumulate (3/5)

```
MACC
```

Operation:

```
32, sat=0, hi=0, us=0 (MACC instruction)
        T:
                temp1 ← GPR[rs] * GPR[rt]
                temp2 \leftarrow temp1 + (HI || LO)
                LO \leftarrow temp2_{63..32}
                HI \leftarrow temp2_{31..0}
                GPR[rd] \leftarrow LO
32, sat=0, hi=0, us=1 (MACCU instruction)
                temp1 \leftarrow (0 \mid\mid GPR[rs]) * (0 \mid\mid GPR[rt])
        T:
                temp2 \leftarrow temp1 + ((0 || HI) || (0 || LO))
                LO \leftarrow temp2_{63..32}
                HI \leftarrow temp2_{31..0}
                GPR[rd] \leftarrow LO
32, sat=0, hi=1, us=0 (MACCHI instruction)
        T:
                temp1 ← GPR[rs] * GPR[rt]
                temp2 \leftarrow temp1 + (HI || LO)
                LO \leftarrow temp2_{63..32}
                HI \leftarrow temp2_{31..0}
                GPR[rd] \leftarrow HI
32, sat=0, hi=1, us=1 (MACCHIU instruction)
        T:
                temp1 \leftarrow (0 || GPR[rs]) * (0 || GPR[rt])
                temp2 \leftarrow temp1 + ((0 \parallel HI) \parallel (0 \parallel LO))
                LO \leftarrow temp2_{63..32}
                HI \leftarrow temp2_{31..0}
                GPR[rd] \leftarrow HI
32, sat=1, hi=0, us=0 (MACCS instruction)
        T:
                temp1 \leftarrow GPR[rs] * GPR[rt]
                temp2 ← saturation(temp1 + (HI || LO))
                LO \leftarrow temp2_{63..32}
                HI \leftarrow temp2_{31..0}
                \mathsf{GPR}[\mathsf{rd}] \gets \mathsf{LO}
32, sat=1, hi=0, us=1 (MACCUS instruction)
        T:
                temp1 \leftarrow (0 || GPR[rs]) * (0 || GPR[rt])
                temp2 \leftarrow saturation(temp1 + ((0 || HI) || (0 || LO)))
                LO \leftarrow temp2_{63..32}
                HI \leftarrow temp2_{31..0}
                GPR[rd] \leftarrow LO
```

IACO	Multiply and Accumulate (4/5)	MACC
32. sat=1.	hi=1, us=0 (MACCHIS instruction)	
T:	temp1 \leftarrow GPR[rs] * GPR[rt]	
	temp2 \leftarrow saturation(temp1 + (HI LO))	
	$LO \leftarrow temp2_{6332}$	
	$HI \leftarrow temp2_{310}$	
	$GPR[rd] \leftarrow HI$	
32, sat=1,	hi=1, us=1 (MACCHIUS instruction)	
T:	temp1 ← (0 GPR[rs]) * (0 GPR[rt])	
	temp2 \leftarrow saturation(temp1 + ((0 HI) (0 LO)))	
	LO ← temp2 _{63.32}	
	HI ← temp2 _{31.0}	
	$GPR[rd] \leftarrow HI$	
64, sat=0,	hi=0, us=0 (MACC instruction)	
T:	temp1 ← ((GPR[rs]₃1) ³² GPR[rs]) * ((GPR[rt]₃1) ³² GPR[rt])	
	temp2 ← temp1 + (HI ₃₁₀ LO ₃₁₀)	
	$LO \leftarrow ((temp2_{63})^{32} temp2_{6332})$	
	HI ← ((temp2₃1) ³² temp2₃10)	
	$GPR[rd] \leftarrow LO$	
64, sat=0,	hi=0, us=1 (MACCU instruction)	
T:	temp1 \leftarrow (0 ³² GPR[rs]) * (0 ³² GPR[rt])	
	$temp2 \leftarrow temp1 + (HI_{310} LO_{310})$	
	$LO \leftarrow ((temp2_{63})^{32} temp2_{6332})$	
	$HI \leftarrow ((temp2_{31})^{32} temp2_{310})$	
	$GPR[rd] \leftarrow LO$	
64, sat=0,	hi=1, us=0 (MACCHI instruction)	
T:	$temp1 \leftarrow ((GPR[rs]_{31)^{32}} GPR[rs]) * ((GPR[rt]_{31)^{32}} GPR[rt])$	
	$temp2 \leftarrow temp1 + (HI_{310} LO_{310})$	
	$LO \leftarrow ((temp2_{63})^{32} temp2_{6332})$	
	$HI \leftarrow ((temp2_{31})^{32} temp2_{31.0})$	
	$GPR[rd] \leftarrow HI$	
64, sat=0,	hi=1, us=1 (MACCHIU instruction)	
T:	temp1 ← (0 ³² GPR[rs]) * (0 ³² GPR[rt])	
	temp2 ← temp1 + (HI ₃₁₀ LO ₃₁₀)	
	$LO \leftarrow ((temp2_{63})^{32} temp2_{6332})$	
	$HI \leftarrow ((temp2_{31})^{32} temp2_{310})$	
	$GPR[rd] \leftarrow HI$	

MACC MACC Multiply and Accumulate (5/5) 64, sat=1, hi=0, us=0 (MACCS instruction) temp1 \leftarrow ((GPR[rs]₃₁)³² || GPR[rs]) * ((GPR[rt]₃₁)³² || GPR[rt]) T: temp2 ← saturation(temp1 + (HI_{31..0} || LO_{31..0})) $LO \leftarrow ((temp2_{63})^{32} || temp2_{63..32})$ $HI \leftarrow ((temp2_{31})^{32} || temp2_{31..0})$ $GPR[rd] \leftarrow LO$ 64, sat=1, hi=0, us=1 (MACCUS instruction) temp1 \leftarrow (0³² || GPR[rs]) * (0³² || GPR[rt]) T: temp2 \leftarrow saturation(temp1 + (HI_{31.0} || LO_{31.0})) $LO \leftarrow ((temp2_{63})^{32} \parallel temp2_{63..32})$ $HI \leftarrow ((temp2_{31})^{32} || temp2_{31..0})$ $GPR[rd] \leftarrow LO$ 64, sat=1, hi=1, us=0 (MACCHIS instruction) temp1 \leftarrow ((GPR[rs]₃₁)³² || GPR[rs]) * ((GPR[rt]₃₁)³² || GPR[rt]) T: temp2 ← saturation(temp1 + (HI_{31.0} || LO_{31.0})) $LO \leftarrow ((temp2_{63})^{32} \parallel temp2_{63..32})$ $HI \leftarrow ((temp2_{31})^{32} || temp2_{31..0})$ $GPR[rd] \leftarrow HI$ 64, sat=1, hi=1, us=1 (MACCHIUS instruction) temp1 \leftarrow (0³² || GPR[rs]) * (0³² || GPR[rt]) T: temp2 \leftarrow saturation(temp1 + (HI_{31..0} || LO_{31..0}) $LO \leftarrow ((temp2_{63})^{32} || temp2_{63..32})$ $HI \leftarrow ((temp2_{31})^{32} \parallel temp2_{31..0})$

Exceptions:

 $GPR[rd] \leftarrow HI$

None

MFC0	Move	From S	System	Control	Copr	ocessor	MFC	D
31	26 25	21 20	16	15	11 10		0	
COP0 0 1 0 0 0 0	MF 0000	0	rt	rd		0 0000 0000	0000	
6	5	•	5	5	·	11		

MFC0 rt, rd

Description:

The contents of coprocessor register rd of the CP0 are loaded into general register rt.

Operation:

32 T: data \leftarrow CPR [0, rd] T+1: GPR [rt] \leftarrow data 64 T: data \leftarrow CPR [0, rd] T+1: GPR [rt] \leftarrow (data₃₁)³² || data_{31...0}

Exceptions:

Coprocessor unusable exception (in 64-bit/32-bit user and supervisor mode if CP0 not enabled)



ИFHI		Move	From HI			M	FHI
31 2	26 25	16	15	11	10	6 5	0
SPECIAL 0 0 0 0 0 0	000000	0000	rd		0 0 0 0 0 0	MFHI 0 1 0 0 0 0	,
6	10		5		5	6	

MFHI rd

Description:

The contents of special register HI are loaded into general register rd.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFHI instruction may not be any of the instructions which modify the *HI* register: MULT, MULTU, DIV, DIVU, MTHI, DMULT, DMULTU, DDIV, DDIVU.

Operation:

32, 64 T: GPR [rd] ← HI

Exceptions:

None

MFLO			Mov	e Fror	n LO			MFLC	C
31	26 25			16 15	11	10	65	0	
SPECIAL 0 0 0 0 0 0	0.0	0 0 0 0 0 0	0000		rd	0 0 0 0 0 0	С	MFLO 0 1 0 0 1 0	
6		10			5	5		6	-

MFLO rd

Description:

The contents of special register LO are loaded into general register rd.

To ensure proper operation in the event of interruptions, the two instructions which follow a MFLO instruction may not be any of the instructions which modify the *LO* register: MULT, MULTU, DIV, DIVU, MTLO, DMULT, DMULTU, DDIV, DDIVU.

Operation:

32, 64 T: GPR [rd] ← LO

Exceptions:

None



MTC0		I	Move To	o Copro	ocessor	°0 M	ГС0
31	26	25 21	20	16 15	11	10	0
COP 0 1 0 0		MT 0 0 1 0 0	rt		rd	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
6		5	5		5	11	

MTC0 rt, rd

Description:

The contents of general register *rt* are loaded into coprocessor register *rd* of coprocessor 0.

Because the state of the virtual address translation system may be altered by this instruction, the operation of load instructions, store instructions, and TLB operations immediately prior to and after this instruction are undefined. When using a register used by the MTC0 by means of instructions before and after it, refer to **APPENDIX B** VR4120A COPROCESSOR 0 HAZARDS and place the instructions in the appropriate location.

Operation:

32, 64 T: data \leftarrow GPR [rt] T+1: CPR [0, rd] \leftarrow data

Exceptions:

Coprocessor unusable exception (in 64-bit/32-bit user and supervisor mode if CP0 not enabled)

N	/ THI		Move To HI		MTHI
	31 26	25 21	20	65	0
	SPECIAL 0 0 0 0 0 0	rs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		ITHI 0 0 0 1
	6	5	15	•	6

MTHI rs

Description:

The contents of general register rs are loaded into special register HI.

If a MTHI operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *HI* are undefined.

Operation:

32, 64 T-2: $HI \leftarrow$ undefined T-1: $HI \leftarrow$ undefined T: $HI \leftarrow$ GPR [rs]

Exceptions:

None



	MTLO		Move To LO	N	ITLO
Γ	31 26	25 21	20	65	0
	SPECIAL 0 0 0 0 0 0	rs	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	MTL 0 1 0 0	
	6	5	15	6	

MTLO rs

Description:

The contents of general register *rs* are loaded into special register *LO*.

If an MTLO operation is executed following a MULT, MULTU, DIV, or DIVU instruction, but before any MFLO, MFHI, MTLO, or MTHI instructions, the contents of special register *LO* are undefined.

Operation:

32, 64 T-2: $LO \leftarrow$ undefined T-1: $LO \leftarrow$ undefined T: $LO \leftarrow$ GPR [rs]

Exceptions:

None

MULT		Mu	MULT	
31 26	25 21	20 16	15	6 5 0
SPECIAL 0 0 0 0 0 0	rs	rt	0 00 0000 0000	MULT 0 1 1 0 0 0
6	5	5	10	6

MULT rs, rt

Description:

The contents of general registers *rs* and *rt* are multiplied, treating both operands as signed 32-bit integer. No integer overflow exception occurs under any circumstances.

In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two other instructions.

Operation:

32	T-2:	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	\leftarrow undefined
	T:	t	\leftarrow GPR [rs] * GPR [rt]
		LO	← t₃10
		HI	← t6332
64	T-2 :	LO	← undefined
		HI	← undefined
	T-1:	LO	← undefined
		HI	← undefined
	T:	t	← GPR [rs] ₃₁₀ * GPR [rt] ₃₁₀
		LO	$\leftarrow (t_{31})^{32} t_{310}$
		HI	$\leftarrow (t_{63})^{32} t_{6332}$

Exceptions:

None



MULTU			Multiply	MULTU		
	31 26	25 21	20 16	15	6 5	0
	SPECIAL 0 0 0 0 0 0	rs	rt	0 00 0000 0000	MULTU 0 1 1 0 0 1	
	6	5	5	10	6	

MULTU rs, rt

Description:

The contents of general register *rs* and the contents of general register *rt* are multiplied, treating both operands as unsigned values. No overflow exception occurs under any circumstances.

In 64-bit mode, the operands must be valid 32-bit, sign-extended values.

When the operation completes, the low-order word of the double result is loaded into special register *LO*, and the high-order word of the double result is loaded into special register *HI*.

If either of the two preceding instructions is MFHI or MFLO, the results of these instructions are undefined. Correct operation requires separating reads of *HI* or *LO* from writes by a minimum of two instructions.

Operation:

32	T-2:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T-1:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T:	t	← (0 GPR [rs]) * (0 GPR [rt])
		LO	← t₃10
		HI	← t ₆₃₃₂
64	T-2 :	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T-1:	LO	\leftarrow undefined
		HI	\leftarrow undefined
	T:	t	← (0 GPR [rs] ₃₁₀) * (0 GPR [rt] ₃₁₀)
		LO	\leftarrow (t ₃₁) ³² t ₃₁₀
		HI	\leftarrow (t63) ³² t6332

Exceptions:

None

ſ	NOR		Ν		NOR		
	31 2	6 25 21	20 16	15 1	1 10	6 5	0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	NOR 100111	
	6	5	5	5	5	6	

NOR rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical NOR operation. The result is placed into general register *rd*.

Operation:

32, 64 T: GPR [rd] \leftarrow GPR [rs] nor GPR [rt]

Exceptions:

None



(OR				Or					0	R
	31	26	25 2 ⁷	1 20	16 15		11	10	65		0
	SPECI. 0 0 0 0		rs	rt		rd		0 0 0 0 0 0	1	OR 0 0 1 0 1	
	6		5	5		5		5		6	

OR rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical OR operation. The result is placed into general register *rd*.

Operation:

32, 64 T: GPR [rd] \leftarrow GPR [rs] or GPR [rt]

Exceptions:

None

(ORI		Or Immediate		
	31 20	6 25 21	20 16	15	0
	ORI 0 0 1 1 0 1	rs	rt	immediate	
	6	5	5	16	

ORI rt, rs, immediate

Description:

The 16-bit *immediate* is zero-extended and combined with the contents of general register *rs* in a bit-wise logical OR operation. The result is placed into general register *rt*.

Operation:

32 T: GPR [rt] ← GPR [rs]_{31...16} || (immediate or GPR [rs]_{15...0})
64 T: GPR [rt] ← GPR [rs]_{63...16} || (immediate or GPR [rs]_{15...0})

Exceptions:

None



SB			Store	e Byte	SB
31	26 25	21	20 16	15	0
SB 101000)	base	rt	offset	
6		5	5	16	

SB rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The least-significant byte of register *rt* is stored at the effective address.

Operation:

32 T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR [base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ³)) byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³ data \leftarrow GPR [rt] _{63 - 8 * byte0} 0 ^{8 * byte} StoreMemory (uncached, BYTE, data, pAddr, vAddr, DATA)
64 T:	$vAddr \leftarrow ((offset_{15})^{48} offset_{150}) + GPR [base]$ (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ³)) byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³ data \leftarrow GPR [rt] _{63 - 8*byte0} 0 ^{8*byte} StoreMemory (uncached, BYTE, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

S	D		SD		
	31 2	6 25 21	20 16	15	0
	SD 1 1 1 1 1 1	base	rt	offset	
	6	5	5	16	

SD rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address. If either of the three least-significant bits of the effective address are non-zero, an address error exception occurs. This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA)
		data \leftarrow GPR [rt]
		StoreMemory (uncached, DOUBLEWORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception Reserved instruction exception (32-bit user mode/supervisor mode)



*	SDL		St	tore Doubl	eword Left (1/3)	SDL
	31	26	25 21	20 1	6 15	0
	SD 101		base	rt	offset	
	6		5	5	16	

SDL rt, offset (base)


Description:

This instruction can be used with the SDR instruction to store the doubleword data of a register in a doubleword that does not exist within doubleword boundary in the memory. SDL stores the higher portion of data and SDR stores lower portion of data in the memory.

The SDL instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address. Regarding the doubleword data with the address-specified byte as its most-significant byte in the memory, the SDL instruction stores the higher bytes of general-purpose register *rt* in the memory that is located within the doubleword boundary the same as the target address.

The number of bytes to be stored may range from 1 to 8 bytes depending on the specified address.

In other words, the SDL instruction stores the most-significant byte of general-purpose register *rt* in the address-specified byte of the memory, and if there is lower byte data following within the same doubleword boundary, this data is repeatedly stored in the next byte of the memory.



SDL Store Doubleword Left (2/3)

SDL

An address error exception will not occur due to the fact that the specified address is not located within the doubleword boundary.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³)
		if BigEndianMem = 0 then
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel 0^{3}$
		endif
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		data ← 0 ^{56 – 8 * byte} GPR [rt] _{6356 – 8 * byte}
		StoreMemory (uncached, byte, data, pAddr, vAddr, DATA)
1		




SDL

Store Doubleword Left (3/3)

SDL

The relationship between the register contents given to the SDL instruction and the result (each byte of the memory's doubleword) is as follows.



vAddr20	Big Endian CPU = 0				Big E	ndian CPU	= 1	
	Destination	Туре	Off	set	Destination	Туре	Off	set
			LEM	BEM			LEM	BEM
0	IJKLMNOA	0	0	7	ABCDEFGH	7	0	0
1	IJKLMNAB	1	0	6	IABCDEFG	6	0	1
2	IJKLMABC	2	0	5	IJABCDEF	5	0	2
3	IJKLABCD	3	0	4	IJKABCDE	4	0	3
4	IJKABCDE	4	0	3	IJKLABCD	3	0	4
5	IJABCDEF	5	0	2	IJKLMABC	2	0	5
6	IABCDEFG	6	0	1	IJKLMNAB	1	0	6
7	ABCDEFGH	7	0	0	IJKLMNOA	0	0	7

Remark *Type* AccessType (see Table 2-3 Byte Specification Related Load and Store Instructions) output to memory

Offset pAddr2..0 output to memory

LEM: Little-endian memory (BigEndianMem = 0)

BEM: Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (32-bit user mode/supervisor mode)

★	SDR		Sto	re Double	word Right (1/3)	SDR
	31	26 25	21	20 16	15	0
	SDR 101101	bas	e	rt	offset	
	6	5	·	5	16	

SDR rt, offset (base)


Description:

This instruction can be used with the SDL instruction to store the doubleword data of a register in a doubleword that does not exist within the doubleword boundary in the memory. SDR stores the higher portion of data and SDL stores the lower portion of data in the memory.

The SDR instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address. Regarding the doubleword data with the address-specified byte as its least-significant byte in the memory, the SDR instruction stores the lower bytes of general-purpose register *rt* in the memory that is located within the doubleword boundary the same as the target address.

The number of bytes to be stored may range from 1 to 8 bytes depending on the specified address.

In other words, the SDR instruction stores the least-significant byte of general-purpose register *rt* in the address-specified byte of the memory, and if there is higher byte data following within the same doubleword boundary, this data is repeatedly stored in the next byte of the memory.





SDR

Store Doubleword Right (2/3)

SDR

An address error exception will not occur due to the fact the specified address is not located within the doubleword boundary.

This operation is defined in 64-bit mode or in 32-bit kernel mode. Execution of this instruction in 32-bit user or supervisor mode causes a reserved instruction exception.

Operation:

64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel (pAddr_{20} xor ReverseEndian^3)$
		if BigEndianMem = 0 then
		$pAddr \leftarrow pAddr_{PSIZE - 13} \parallel 0^3$
		endif
		byte \leftarrow vAddr ₂₀ xor BigEndianCPU ³
		data ← GPR [rt] _{63 – 8 * byte} 0 ^{8 * byte}
		StoreMemory (uncached, DOUBLEWORD-byte, data, pAddr, vAddr, DATA)
1		


SDR

Store Doubleword Right (3/3)

SDR

Phase-out/Discontinued

The relationship between the register contents given to the SDR instruction and the result (each byte of the memory's doubleword) is as follows.



vAddr20	Big Endian CPU = 0				Big E	indian CPU	= 1	
	Destination	Туре	Off	set	Destination	Туре	Off	set
			LEM	BEM			LEM	BEM
0	ABCDEFGH	7	0	0	HJKLMNOP	0	7	0
1	BCDEFGHP	6	1	0	GHKLMNOP	1	6	0
2	CDEFGHOP	5	2	0	FGHLMNOP	2	5	0
3	DEFGHNOP	4	3	0	EFGHMNOP	3	4	0
4	EFGHMNOP	3	4	0	DEFGHNOP	4	3	0
5	FGHLMNOP	2	5	0	CDEFGHOP	5	2	0
6	GHKLMNOP	1	6	0	BCDEFGHP	6	1	0
7	HJKLMNOP	0	7	0	ABCDEFGH	7	0	0

Remark *Type* AccessType (see Table 2-3 Byte Specification Related Load and Store Instructions) output to memory

Offset pAddr2..0 output to memory

LEM: Little-endian memory (BigEndianMem = 0)

BEM: Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

Reserved instruction exception (32-bit user mode/supervisor mode)



S	SH		Store H	lalfword	SH
	31 26	6 25 21	20 16	15	0
	SH 1 0 1 0 0 1	base	rt	offset	
	6	5	5	16	

SH rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form an unsigned effective address. The least-significant halfword of register *rt* is stored at the effective address. If the least-significant bit of the effective address is non-zero, an address error exception occurs.

Operation:

32	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots0}) + GPR \ [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots3} \mid\mid (pAddr_{2\ldots0} \ xor \ (ReverseEndian^2 \mid\mid 0)) \\ byte \leftarrow vAddr_{2\ldots0} \ xor \ (BigEndianCPU^2 \mid\mid 0) \\ data \leftarrow GPR \ [rt]_{63-8* \ byte\ldots0} \mid\mid 0^{8* \ byte} \\ StoreMemory \ (uncached, \ HALFWORD, \ data, \ pAddr, \ vAddr, \ DATA) \end{array} $
64	T:	vAddr ← ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base] (pAddr, uncached) ← AddressTranslation (vAddr, DATA) pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor (ReverseEndian ² 0)) byte ← vAddr ₂₀ xor (BigEndianCPU ² 0) data ← GPR [rt] _{63 - 8 * byte0} 0 ^{8 * byte} StoreMemory (uncached, HALFWORD, data, pAddr, vAddr, DATA)

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception

Bus error exception

Address error exception

SLL			Shift Left Logical						
	31	26	25 21	20 1	6 15	11	10 6	5 0)
	SPECI 0 0 0 0		0 0 0 0 0 0	rt	rd		sa	SLL 0 0 0 0 0 0	
	6		5	5	5		5	6	_

SLL rd, rt, sa

Description:

The contents of general register rt are shifted left by sa bits, inserting zeros into the low-order bits.

The result is placed in register rd.

In 64-bit mode, the 32-bit result is sign-extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLL with zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLL, unlike nearly all other word operations, does not require an operand to be a properly sign-extended word value to produce a valid sign-extended word result.

Operation:

32 T: GPR [rd] \leftarrow GPR [rt]_{31-sa...0} || 0^{sa} 64 T: s \leftarrow 0 || sa temp \leftarrow GPR [rt]_{31-s...0} || 0^s GPR [rd] \leftarrow (temp₃₁)³² || temp

Exceptions:

None

Caution SLL with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLL with a purpose of sign-extension, check the assembler specification.



SLLV			hift Left Lo	SLLV		
	31 26	25 21	20 16	15 11	10 6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	SLLV 0 0 0 1 0 0
	6	5	5	5	5	6

SLLV rd, rt, rs

Description:

The contents of general register *rt* are shifted left the number of bits specified by the low-order five bits contained in general register *rs*, inserting zeros into the low-order bits.

The result is placed in register rd.

In 64-bit mode, the 32-bit result is sign-extended when placed in the destination register. It is sign extended for all shift amounts, including zero; SLLV with zero shift amount truncates a 64-bit value to 32 bits and then sign extends this 32-bit value. SLLV, unlike nearly all other word operations, does not require an operand to be a properly sign-extended word value to produce a valid sign-extended word result.

Operation:

Exceptions:

None

Caution SLLV with a shift amount of zero may be treated as a NOP by some assemblers, at some optimization levels. If using SLLV with a purpose of sign-extension, check the assembler specification.

SLT				SL	SLT				
	31	26 25	21	20 16	5 15	11 10	6	5 0	
	SPECIAL 0 0 0 0 0 0		rs	rt	rd		0 0 0 0 0 0	SLT 101010	
	6		5	5	5		5	6	

SLT rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the contents of general register *rt*, the result is set to one; otherwise the result is set to zero.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

T:	if GPR [rs] < GPR [rt] then
	$GPR\;[rd] \gets 0^{31} \parallel 1$
	else
	$GPR\left[rd\right] \gets 0^{32}$
	endif
T:	if GPR [rs] < GPR [rt] then
	$GPR\left[rd\right] \gets 0^{63} \parallel 1$
	else
	$GPR\ [rd] \gets 0^{64}$
	endif

Exceptions:

None



SLTI	Set	SLTI		
31 2	6 25 21	20 16	§ 15	0
SLTI 0 0 1 0 1 0	rs	rt	immediate	
6	5	5	16	

SLTI rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs.* Considering both quantities as signed integers, if *rs* is less than the sign-extended *immediate*, the result is set to 1; otherwise the result is set to 0.


No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32 T: if GPR [rs] < (immediate₁₅)¹⁶ || immediate_{15...0} then GPR [rt] $\leftarrow 0^{31} || 1$ else GPR [rt] $\leftarrow 0^{32}$ endif 64 T: if GPR [rs] < (immediate₁₅)⁴⁸ || immediate_{15...0} then GPR [rt] $\leftarrow 0^{63} || 1$ else GPR [rt] $\leftarrow 0^{64}$ endif

Exceptions:

None



SLTIU rt, rs, immediate

Description:

The 16-bit *immediate* is sign-extended and subtracted from the contents of general register *rs.* Considering both quantities as unsigned integers, if *rs* is less than the sign-extended *immediate*, the result is set to 1; otherwise the result is set to 0.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

32 T: if (0 || GPR [rs]) < (0 || (immediate₁₅)¹⁶ || immediate_{15...0}) then GPR [rt] ← 0³¹ || 1 else GPR [rt] ← 0³² endif 64 T: if (0 || GPR [rs]) < (0 || (immediate₁₅)⁴⁸ || immediate_{15...0}) then GPR [rt] ← 0⁶³ || 1 else GPR [rt] ← 0⁶⁴ endif

Exceptions:

None



SLTU	Se	Set On Less Than Unsigned				
31 26	25 21	20 16	15 1 ²	1 10 6	6 5	0
SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SLTU 101011	
6	5	5	5	5	6	

SLTU rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the contents of general register *rt*, the result is set to 1; otherwise the result is set to 0.

No integer overflow exception occurs under any circumstances. The comparison is valid even if the subtraction used during the comparison overflows.

Operation:

Г

32	T:	if (0 GPR [rs]) < 0 GPR [rt] then
		$GPR\left[rd\right] \leftarrow 0^{31} \parallel 1$
		else
		$GPR\left[rd\right] \leftarrow 0^{32}$
		endif
64	T:	if (0 GPR [rs]) < 0 GPR [rt] then
		$GPR\;[rd] \gets 0^{63} \mid\mid 1$
		else
		$GPR\;[rd] \gets 0^{64}$
		endif

Exceptions:

None

SRA		SR	Α				
31	26 25	21 20	16	15 1 ⁻	1 10	6 5 0	0
SPECIAL 0 0 0 0 0 0	0 0 0 0 0	0	rt	rd	sa	SRA 0 0 0 0 1 1	
6	5		5	5	5	6	

SRA rd, rt, sa

Description:

The contents of general register *rt* are shifted right by *sa* bits, sign-extending the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32 T: GPR [rd] \leftarrow (GPR [rt]₃₁)^{sa} || GPR [rt]_{31...sa} 64 T: s \leftarrow 0 || sa temp \leftarrow (GPR [rt]₃₁)^s || GPR [rt]_{31...s} GPR [rd] \leftarrow (temp₃₁)³² || temp

Exceptions:

None



	SRAV		Shif	t Right Ari	SRAV			
ſ	31	26 2	5 21	20 16	15	11 10	6 5	0
	SPECI. 0 0 0 0		rs	rt	rd	0 0 0 0 0 0	SRAV 0 0 0 1 1 1	
	6		5	5	5	5	6	

SRAV rd, rt, rs

. . . .

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, sign-extending the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

Exceptions:

None

S	SRL	Shift Right Logical							SRL
	31	26 25	21	20	16 15	11	10	65	0
	SPECIAL 0 0 0 0 0 0 0	(0 0 0 0 0 0	rt		rd	sa		SRL 0 0 0 0 1 0
	6		5	5		5	5		6

SRL rd, rt, sa

Description:

The contents of general register rt are shifted right by sa bits, inserting zeros into the high-order bits.

The result is placed in register *rd*.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32 T: GPR [rd] $\leftarrow 0^{sa} \parallel \text{GPR} [rt]_{31...sa}$ 64 T: $s \leftarrow 0 \parallel sa$ temp $\leftarrow 0^{s} \parallel \text{GPR} [rt]_{31...s}$ GPR [rd] $\leftarrow (\text{temp}_{31})^{32} \parallel \text{temp}$

Exceptions:

None



- - -

Ç	SRLV	Sh	Shift Right Logical Variable				
	31 26	25 21	20 16	15	11 10 6	<u>550</u>	
	SPECIAL 0 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	SRLV 0 0 0 1 1 0	
	6	5	5	5	5	6	

Format:

SRLV rd, rt, rs

....

Description:

The contents of general register *rt* are shifted right by the number of bits specified by the low-order five bits of general register *rs*, inserting zeros into the high-order bits.

The result is placed in register rd.

In 64-bit mode, the operand must be a valid sign-extended, 32-bit value.

Operation:

32	T:	$s \leftarrow GPR [rs]_{40}$ GPR [rd] $\leftarrow 0^{s} \parallel GPR [rt]_{31s}$
64	T:	$s \leftarrow GPR [rs]_{40}$ temp $\leftarrow 0^{s} GPR [rt]_{31s}$ GPR [rd] $\leftarrow (temp_{31})^{32} temp$

Exceptions:

None

STANDBY			Standby	STA	STANDBY		
	31	26 25 2	24	65 0			
	COP0	со	0	- · · ·	NDBY		
	010000	1	0000 0000 0000 0000 0000	10	0001		
	6	1	19		6		

STANDBY

Description:

STANDBY instruction starts mode transition from Fullspeed mode to Standby mode.

When the STANDBY instruction finishes the WB stage, this processor wait by the SysAD bus is idle state, after then the internal clocks will shut down, thus freezing the pipeline. The PLL, Timer/Interrupt clocks and the internal bus clocks (TClock and MasterOut) will continue to run.

Once this processor is in Standby mode, any interrupt, including the internally generated timer interrupt, NMI, Soft Reset, and Cold Reset will cause this processor to exit Standby mode and to enter Fullspeed mode.

Operation:

32, 64 T:

T+1: Standby operation ()

Exceptions:

Coprocessor unusable exception

Remark Refer to **Section 2.6.3.1 Power modes** for details about the operation of the peripheral units at mode transition.



S	SUB		Subtract				SUB	
	31 2	6 25 21	20 16	15 11	10 6	5	0	
	SPECIAL 0 0 0 0 0 0	rs	rt	rd	00000	SUB 100010		
	6	5	5	5	5	6		

SUB rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*. In 64-bit mode, the operands must be valid sign-extended, 32-bit values. The only difference between this instruction and the SUBU instruction is that SUBU never traps on overflow. An integer overflow exception takes place if the carries out of bits 30 and 31 differ (2's complement overflow). The destination register *rd* is not modified when an integer overflow exception occurs.

Operation:

32 T: GPR [rd] \leftarrow GPR [rs] - GPR [rt] 64 T: temp \leftarrow GPR [rs] - GPR [rt] GPR [rd] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

Integer overflow exception

SUBU		Subtract Unsigned				
31 2	26 25 21 20 16 15 11 10		1 10	6 5 0		
SPECIAL 0 0 0 0 0 0	rs	rt	rd	0 0 0 0 0 0	SUBU 1 0 0 0 1 1	
6	5	5	5	5	6	

SUBU rd, rs, rt

Description:

The contents of general register *rt* are subtracted from the contents of general register *rs* to form a result. The result is placed into general register *rd*.

In 64-bit mode, the operands must be valid sign-extended, 32-bit values.

The only difference between this instruction and the SUB instruction is that SUBU never traps on overflow.

Operation:

32 T: GPR [rd] \leftarrow GPR [rs] - GPR [rt]

64 T: temp \leftarrow GPR [rs] - GPR [rt] GPR [rd] \leftarrow (temp₃₁)³² || temp_{31...0}

Exceptions:

None



S	USPENI	כ	Suspend	SUSPEND		
:	31 2	6 25	24	65	0	
	COP0 0 1 0 0 0 0	CO 1	0 000 0000 0000 0000 0000		SUSPEND 100010	
	6	1	19		6	

SUSPEND

Description:

SUSPEND instruction starts mode transition from Fullspeed mode to Suspend mode.

When the SUSPEND instruction finishes the WB stage, this processor wait by the SysAD bus is idle state, after then the internal clocks including the TClock will shut down, thus freezing the pipeline. The PLL, Timer/Interrupt clocks and MasterOut, will continue to run.

Once this processor is in Suspend mode, any interrupt, including the internally generated timer interrupt, NMI, Soft Reset and Cold Reset will cause this processor to exit Suspend mode and to enter Fullspeed mode.

Operation:

32, 64 T:

T+1: Suspend Operation ()

Exceptions:

Coprocessor unusable exception

Remark Refer to **Section 2.6.3.1 Power modes** for details about the operation of the peripheral units at mode transition.

SW			Store	Word	SW
3	31 2	26 25 21	20 16	15	0
	SW 101011	base	rt	offset	
	6	5	5	16	

SW rt, offset (base)

Description:

The 16-bit *offset* is sign-extended and added to the contents of general register *base* to form a virtual address. The contents of general register *rt* are stored at the memory location specified by the effective address. If either of the two least-significant bits of the effective address are non-zero, an address error exception occurs.

Operation:

32	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{16} \mid\mid offset_{15\ldots 0}) + GPR \; [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ byte \leftarrow vAddr_{2\ldots 0} \; xor \; (BigEndianCPU \mid\mid 0^2) \\ data \leftarrow GPR \; [rt]_{63 - 8 \; ^* \; byte} \mid\mid 0^{8 \; ^* \; byte} \\ StoreMemory \; (uncached, \; WORD, \; data, \; pAddr, \; vAddr, \; DATA) \end{array} $
64	T:	$ \begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \mid\mid offset_{15\ldots 0}) + GPR \; [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \; (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE - 1\ldots 3} \mid\mid (pAddr_{2\ldots 0} \; xor \; (ReverseEndian \mid\mid 0^2)) \\ byte \leftarrow vAddr_{2\ldots 0} \; xor \; (BigEndianCPU \mid\mid 0^2) \\ data \leftarrow GPR \; [rt]_{63 - 8 \; ^* \; byte} \mid\mid 0^{8 \; ^* \; byte} \\ StoreMemory \; (uncached, \; WORD, \; data, \; pAddr, \; vAddr, \; DATA) \\ \end{array} $

Exceptions:

TLB refill exception TLB invalid exception TLB modification exception Bus error exception Address error exception



*	SWL			Store W	ord Left (1/3)	SWL
	31	26	25 2 ²	1 20 1	6 15	0
	SW 1010		base	rt		offset
	6		5	5		16

SWL rt, offset (base)

Description:


This instruction can be used with the SWR instruction to store the word data of a register in a word that does not exist within the word boundary in the memory. SWL stores the higher portion of data and SWR stores the lower portion of data in the memory.

The SWL instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address. Regarding the word data with the address-specified byte as its most-significant byte in the memory, the SWL instruction stores the higher bytes of general-purpose register *rt* in the memory that is located within the word boundary the same as the target address.

The number of bytes to be stored may range from 1 to 4 bytes depending on the specified address.

In other words, the SWL instruction stores the most-significant byte of general-purpose register *rt* in the address-specified byte of the memory, and if there is lower byte data following within the same word boundary, this data is repeatedly stored in the next byte of the memory.

No address error exceptions occur due to the fact that the specified address is not located within the word boundary.



Phase-out/Discontinued

SWL

Store Word Left (2/3)

```
SWL
```

Operation:

32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR [base] (pAddr, uncached) \leftarrow AddressTranslation (vAddr, DATA) pAddr \leftarrow pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³) if BigEndianMem = 0 then pAddr \leftarrow pAddr _{PSIZE - 12} 0 ²
		endif
		byte \leftarrow vAddr ₁₀ xor BigEndianCPU ²
		if $(vAddr_2 \text{ xor BigEndianCPU}) = 0$ then
		data ← 0 ³² 0 ^{24 - 8 * byte} GPR [rt] ₃₁₂₄ - 8 * byte
		else
		data ← 0 ^{24 - 8 * byte} GPR [rt] _{3124 - 8 * byte} 0 ³²
		endif
		StoreMemory (uncached, byte, data, pAddr, vAddr, DATA)
64	T:	$\begin{array}{l} vAddr \leftarrow ((offset_{15})^{48} \parallel offset_{15\ldots 0}) + GPR \ [base] \\ (pAddr, uncached) \leftarrow AddressTranslation \ (vAddr, DATA) \\ pAddr \leftarrow pAddr_{PSIZE-1\ldots 3} \parallel (pAddr_{2\ldots 0} \ xor \ ReverseEndian^3) \\ if \ BigEndianMem = 0 \ then \\ \qquad pAddr \leftarrow pAddr_{PSIZE-1\ldots 2} \parallel 0^2 \\ endif \\ byte \leftarrow vAddr_{1\ldots 0} \ xor \ BigEndianCPU^2 \\ if \ (vAddr2 \ xor \ BigEndianCPU) = 0 \ then \\ \qquad data \leftarrow 0^{32} \parallel 0^{24-8* byte} \parallel GPR \ [rt]_{31\ldots 24-8* byte} \\ else \\ \qquad data \leftarrow 0^{24-8* byte} \parallel GPR \ [rt]_{31\ldots 24-8* byte} \parallel 0^{32} \\ endif \\ \\ StoreMemory \ (uncached, \ byte, \ data, \ pAddr, \ vAddr, \ DATA) \end{array}$
		otorevieniory (uncached, byte, data, produ, vrdut, brirg)




SWL

Store Word Left (3/3)

SWL

The relationship between the register contents given to the SWL instruction and the result (each byte of the memory's word) is as follows.



vAddr20	Big E	indian CPU	Big Endian CPU = 1					
	Destination	Туре	Off	set	Destination	Туре	Off	set
			LEM	BEM			LEM	BEM
0	IJKLMNOE	0	0	7	EFGHMNOP	3	4	0
1	IJKLMNEF	1	0	6	IEFGMNOP	2	4	1
2	IJKLMEFG	2	0	5	IJEFMNOP	1	4	2
3	IJKLEFGH	3	0	4	IJKEMNOP	0	4	3
4	IJKEMNOP	0	4	3	IJKLEFGH	3	0	4
5	IJEFMNOP	1	4	2	IJKLMEFG	2	0	5
6	IEFGMNOP	2	4	1	IJKLMNEF	1	0	6
7	EFGHMNOP	3	4	0	IJKLMNOE	0	0	7

Remark *Type* AccessType (see Table 2-3 Byte Specification Related Load and Store Instructions) output to memory

Offset pAddr2..0 output to memory

LEM: Little-endian memory (BigEndianMem = 0)

BEM: Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception

k .	SWR		Store Wor	SWR	
Γ	31 26	6 25 21	20 16	15	0
	SWR 101110	base	rt	offset	
	6	5	5	16	

SWR rt, offset (base)

Description:


This instruction can be used with the SWL instruction to store the word data of a register in a word that does not exist within the word boundary in the memory. SWL stores the higher portion of data and SWR stores the lower portion of data in the memory.

The SWR instruction adds its sign-extended 16-bit offset to the contents of general-purpose register *base* to form a virtual address. Regarding the word data with the address-specified byte as its least-significant byte in the memory, the SWR instruction stores the lower bytes of general-purpose register *rt* in the memory that is located within the word boundary the same as the target address.

The number of bytes to be stored may range from 1 to 4 bytes depending on the specified address.

In other words, the SWR instruction stores the least-significant byte of general-purpose register *rt* in the address-specified byte of the memory, and if there is higher byte data following within the same word boundary, this data is repeatedly stored in the next byte of the memory.

No address error exceptions occur due to the fact that the specified address is not located within the word boundary.



Phase-out/Discontinued

SWR

Store Word Right (2/3)

SWR

Operation:


32	T:	vAddr \leftarrow ((offset ₁₅) ¹⁶ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³)
		if BigEndianMem = 1 then
		$pAddr \leftarrow pAddr_{PSIZE - 12} \parallel 0^2$
		endif
		byte \leftarrow vAddr ₁₀ xor BigEndianCPU ²
		if (vAddr ₂ xor BigEndianCPU) = 0 then
		data ← 0 ³² GPR [rt] _{31 – 8 * byte0} 0 ^{8 * byte}
		else
		data ← GPR [rt] _{31 – 8 * byte} 0 ^{8 * byte} 0 ³²
		endif
		StoreMemory (uncached, WORD-byte, data, pAddr, vAddr, DATA)
64	T:	vAddr \leftarrow ((offset ₁₅) ⁴⁸ offset ₁₅₀) + GPR [base]
		(pAddr, uncached) ← AddressTranslation (vAddr, DATA)
		pAddr ← pAddr _{PSIZE - 13} (pAddr ₂₀ xor ReverseEndian ³)
		if BigEndianMem = 1 then
		$pAddr \leftarrow pAddr_{PSIZE - 12} \parallel 0^2$
		endif
		byte \leftarrow vAddr ₁₀ xor BigEndianCPU ²
		if (vAddr ₂ xor BigEndianCPU) = 0 then
		data ← 0 ³² GPR [rt] _{31 – 8 * byte0} 0 ^{8 * byte}
		else
		data ← GPR [rt] _{31 – 8 * byte} 0 ^{8 * byte} 0 ³²
		endif
		StoreMemory (uncached, WORD-byte, data, pAddr, vAddr, DATA)

Store Word Right (3/3)



Phase-out/Discontinued

The relationship between the register contents given to the SWR instruction and the result (each byte of the memory's word) is as follows.



vAddr20	Big E	ndian CPU	Big Endian CPU = 1					
	Destination	Туре	Off	set	Destination	Туре	Off	set
			LEM	BEM			LEM	BEM
0	IJKLEFGH	3	0	4	HJKLMNOP	0	7	0
1	IJKLFGHP	2	1	4	GHKLMNOP	1	6	0
2	IJKLGHOP	1	2	4	FGHLMNOP	2	5	0
3	IJKLHNOP	0	3	4	EFGHMNOP	3	4	0
4	EFGHMNOP	3	4	0	IJKLHNOP	0	3	4
5	FGHLMNOP	2	5	0	IJKLGHOP	1	2	4
6	GHKLMNOP	1	6	0	IJKLFGHP	2	1	4
7	HJKLMNOP	0	7	0	IJKLEFGH	3	0	4

Remark *Type* AccessType (see Table 2-3 Byte Specification Related Load and Store Instruction) output to memory

Offset pAddr2..0 output to memory

LEM: Little-endian memory (BigEndianMem = 0)

BEM: Big-endian memory (BigEndianMem = 1)

Exceptions:

TLB refill exception

TLB invalid exception

TLB modification exception

Bus error exception

Address error exception



SYNC	Synchronize	SYNC		
31 26 2	25	650		
SPECIAL 0 0 0 0 0 0	0 0000 0000 0000 0000 0000	SYNC 0 0 1 1 1 1		
6	20	6		

SYNC

Description:

The SYNC instruction is executed as a NOP on the V $_R4121$. This operation maintains compatibility with code compiled for the V $_R4000$.

This instruction is defined to maintain the compatibility with VR4000 and VR4400.

Operation:

32, 64 T: SyncOperation ()

Exceptions:

None

SYSCALL	System Call	SYSCALL		
31 26 25		6 5	0	
SPECIAL 0 0 0 0 0 0	Code	SYSC 0 0 1		
6	20	6		

SYSCALL

Description:

A system call exception occurs, immediately and unconditionally transferring control to the exception handler. The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: SystemCallException

Exceptions:

System Call exception

Phase-out/Discontinued

T	EQ		Trap I	f Equal		TEQ
	31 26	25 21	20 16	15	65	0
	SPECIAL 0 0 0 0 0 0	rs	rt	code		TEQ 1 1 0 1 0 0
	6	5	5	10		6

Format:

TEQ rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR [rs] = GPR [rt] then TrapException endif

Exceptions:

Trap exception

1	TEQI	-	Trap If Equal Immediate			
ſ	31 2	6 25 21	20 16	15	0	
	REGIMM 0 0 0 0 0 1	rs	TEQI 0 1 1 0 0	immediate		
	6	5	5	16		

TEQI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T:	if GPR [rs] = (immediate ₁₅) ¹⁶ immediate ₁₅₀ then TrapException endif	
64	T:	if GPR [rs] = (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException endif	

Exceptions:

Trap exception



٦	GE	Tra	p If Greate	r Than Or Equal		TGE
	31 26	1 26 25 21 20		15	65	0
	SPECIAL 0 0 0 0 0 0	rs	rt	code		TGE 1 1 0 0 0 0
	6	5	5	10		6

TGE rs, rt

Description:

The contents of general register *rt* are compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR [rs] ≥ GPR [rt] then TrapException endif

Exceptions:

Trap exception

٦	GEI	Trap If Greater Than Or Equal Immediate					TGEI
	31	26	25	21	20 16	15	0
	REGIMM 0 0 0 0 0 1		rs		TGEI 0 1 0 0 0	immediate	
	6		5		5	16	

TGEI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T:	if GPR [rs] \geq (immediate ₁₅) ¹⁶ immediate ₁₅₀ then TrapException
		endif
64	T:	if GPR [rs] <u>></u> (immediate₁₅) ⁴⁸ immediate₁₅₀ then TrapException endif

Exceptions:

Trap exception



TGEIU Trap If Greater Than Or Equal Immediate Unsigned TGEIU

31 26	25 21	20 16	15	0
REGIMM 0 0 0 0 0 1	rs	TGEIU 0 1 0 0 1	immediate	
6	5	5	16	_

Format:

TGEIU rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T:	if (0 GPR [rs]) ≥ (0 (immediate ₁₅) ¹⁶ immediate ₁₅₀) then TrapException endif
64	T:	if (0 GPR [rs]) ≥ (0 (immediate ₁₅) ⁴⁸ immediate ₁₅₀) then TrapException endif

Exceptions:

Trap exception

٦	GEU	Trap If G	ireater Tha	n Or Equal Unsi	gned	TGEU
	31 20	6 25 21	20 16	15	65	0
	SPECIAL 0 0 0 0 0 0	rs	rt	code		GEU 0 0 0 1
	6	5	5	10	•	6

TGEU rs, rt

Description:

The contents of general register *rt* are compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are greater than or equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if (0 || GPR [rs]) \geq (0 || GPR [rt]) then TrapException endif

Exceptions:

Trap exception

Phase-out/Discontinued

ΓLBP		Probe TLB For Matching Entry		TLBP
31	26 25 2	24	6 5	0
COP0	со	0	TL	BP
01000	1	000 0000 0000 0000 0000	001	000
6	1	19		6

Format:

TLBP

Description:

The Index register is loaded with the address of the TLB entry whose contents match the contents of the EntryHi register. If no TLB entry matches, the high-order bit of the Index register is set.

The architecture does not specify the operation of memory references associated with the instruction immediately after a TLBP instruction, nor is the operation specified if more than one TLB entry matches.

Operation:

32	T:	Index \leftarrow 1 0 ²⁵ Undefined ⁶
		for i in 0TLBEntries - 1
		if (TLB [i] ₉₅₇₇ = EntryHi ₃₁₁₃) and (TLB [i] ₇₆ or
		(TLB [i] ₇₁₆₄ = EntryHi ₇₀)) then
		$Index \leftarrow 0^{26} \parallel i_{50}$
		endif
		endfor
64	T:	Index \leftarrow 1 0^{25} Undefined ⁶
		for i in 0TLBEntries - 1
		if (TLB [i] ₁₆₇₁₄₁ and not (0 ¹⁵ TLB [i] ₂₁₆₂₀₅))
		= (EntryHi ₃₉₁₃) and not (0 ¹⁵ TLB [i] ₂₁₆₂₀₅)) and
		(TLB [i] ₁₄₀ or (TLB [i] ₁₃₅₁₂₈ = EntryHi ₇₀)) then
		$Index \leftarrow 0^{26} \parallel i_{50}$
		endif
		endfor

Exceptions:

Coprocessor unusable exception

TLBR			Read Indexed TLB Entry	TLBR	
	31	26 25 24		65	0
	COP0	со	0	TLB	R
	010000	1	000 0000 0000 0000 0000	0000	001
	6	1	19	6	

TLBR

Description:

The EntryHi and EntryLo registers are loaded with the contents of the TLB entry pointed at by the contents of the TLB Index register.

The *G* bit (which controls ASID matching) read from the TLB is written into both of the EntryLo0 and EntryLo1 registers. The operation is invalid (and the results are unspecified) if the contents of the TLB Index register are greater than the number of TLB entries in the processor.

Operation:

32	T:	$\begin{split} & PageMask \gets TLB \; [Index_{50}]_{12796} \\ & EntryHi \gets TLB \; [Index_{50}]_{9564} \; and \; not \; TLB \; [Index_{50}]_{12796} \\ & EntryLo1 \gets TLB \; [Index_{50}]_{6333} \; \; TLB \; [Index_{50}]_{76} \\ & EntryLo0 \gets TLB \; [Index_{50}]_{311} \; \; TLB \; [Index_{50}]_{76} \end{split}$
64	T:	$\begin{split} & PageMask \gets TLB \; [Index_{50}]_{255192} \\ & EntryHi \gets TLB \; [Index_{50}]_{191128} \; and \; not \; TLB \; [Index_{50}]_{255192} \\ & EntryLo1 \gets TLB \; [Index_{50}]_{12765} \; \; TLB \; [Index_{50}]_{140} \\ & EntryLo0 \gets TLB \; [Index_{50}]_{631} \; \; TLB \; [Index_{50}]_{140} \end{split}$

Exceptions:

Coprocessor unusable exception



٦	LBWI		Write Indexed TLB Entry	TL	TLBWI	
	31	26 25	24	65	0	
	COP0 0 1 0 0 0 0	CO 1	0 000 0000 0000 0000 0000	TLBV 0 0 0 0		
	6	1	19	6		

TLBWI

Description:

The TLB entry pointed at by the contents of the TLB Index register is loaded with the contents of the EntryHi and EntryLo registers.

The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

The operation is invalid (and the results are unspecified) if the contents of the TLB Index register are greater than the number of TLB entries in the processor.

Operation:

32, 64 T: TLB [Index_{5...0}] ←

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

Coprocessor unusable exception

T	LBWR		Write Random TLB Entry	TL	TLBWR	
	31	26 25 24		6 5	0	
	COP0 0 1 0 0 0 0	CO 1	0 000 0000 0000 0000 0000	TLBV 0 0 0 1		
	6	1	19	6		

TLBWR

Description:

The TLB entry pointed at by the contents of the TLB Random register is loaded with the contents of the EntryHi and EntryLo registers.

The G bit of the TLB is written with the logical AND of the G bits in the EntryLo0 and EntryLo1 registers.

Operation:

32, 64 T: TLB [Random_{5...0}] \leftarrow

PageMask || (EntryHi and not PageMask) || EntryLo1 || EntryLo0

Exceptions:

Coprocessor unusable exception



٦	LT		Trap If L	ess Than		TLT
	31 26	25 21	20 16	15	65	0
	SPECIAL 0 0 0 0 0 0	rs	rt	code	TL 1100	
	6	5	5	10	6	;

TLT rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR [rs] < GPR [rt] then TrapException endif

Exceptions:

Trap exception

٦	LTI	Tra	ap If Less T	han Immediate	TLTI
	31 26	25 21	20 16	15	0
	REGIMM 0 0 0 0 0 1	rs	TLTI 0 1 0 1 0	immediate	
	6	5	5	16	

TLTI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as signed integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T:	if GPR [rs] < (immediate ₁₅) ¹⁶ immediate ₁₅₀ then
		TrapException
		endif
64	T:	if GPR [rs] < (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException
		endif

Exceptions:

Trap exception



TLTIU		Trap If	Less Than I	mmediate Unsigned	TLTIU
	31	26 25 2	21 20 16	5 15	0
	REGIMM 0 0 0 0 0 1	rs	TLTIU 0 1 0 1 1	immediate	
	6	5	5	16	

TLTIU rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T:	if (0 GPR [rs]) < (0 (immediate ₁₅) ¹⁶ immediate ₁₅₀) then TrapException endif
64	T:	if (0 GPR [rs]) < (0 (immediate ₁₅) ⁴⁸ immediate ₁₅₀) then TrapException endif

Exceptions:

Trap exception

TLTU			ap If Less 1	TLTU		
	31 2	6 25 21	20 16	15	6	5 0
	SPECIAL 0 0 0 0 0 0	rs	rt	code		TLTU 1 1 0 0 1 1
	6	5	5	10		6

TLTU rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. Considering both quantities as unsigned integers, if the contents of general register *rs* are less than the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if (0 || GPR [rs]) < (0 || GPR [rt]) then TrapException endif

Exceptions:

Trap exception



٦	ΓNE		Trap If N		TNE		
	31 26	25 21	20 16	15	65	0	
	SPECIAL 0 0 0 0 0 0	rs	rt	code	1	TNE 10110	
	6	5	5	10	•	6	

TNE rs, rt

Description:

The contents of general register *rt* are compared to general register *rs*. If the contents of general register *rs* are not equal to the contents of general register *rt*, a trap exception occurs.

The code field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory word containing the instruction.

Operation:

32, 64 T: if GPR [rs] \neq GPR [rt] then TrapException endif

Exceptions:

Trap exception

-	ΓΝΕΙ	Tra	Trap If Not Equal Immediate			
	31 26	25 21	20 16	15	0	
	REGIMM 0 0 0 0 0 1	rs	TNEI 0 1 1 1 0	immediate		
	6	5	5	16		

TNEI rs, immediate

Description:

The 16-bit *immediate* is sign-extended and compared to the contents of general register *rs*. If the contents of general register *rs* are not equal to the sign-extended *immediate*, a trap exception occurs.

Operation:

32	T:	if GPR [rs] ≠ (immediate ₁₅) ¹⁶ immediate ₁₅₀ then TrapException endif	
64	T:	if GPR [rs] _≠ (immediate ₁₅) ⁴⁸ immediate ₁₅₀ then TrapException endif	

Exceptions:

Trap exception



XOR			Exclusive Or					XOR	
31	26	25 21	20 16	6 15	11 10	6	5	0	
SPEC 0 0 0 0		rs	rt	rd	0 (0 0 0 0 0	XOR 1 0 0 1 1 0		
6	į	5	5	5		5	6		

XOR rd, rs, rt

Description:

The contents of general register *rs* are combined with the contents of general register *rt* in a bit-wise logical exclusive OR operation.

The result is placed into general register rd.

Operation:

32, 64 T: GPR [rd] \leftarrow GPR [rs] xor GPR [rt]

Exceptions:

None



XORI			Exclusive O	XORI	
3	1 26	25 21	20 16	15	0
	XORI 0 0 1 1 1 0	rs	rt	immediate	
	6	5	5	16	

XORI rt, rs, immediate

Description:

The 16-bit immediate is zero-extended and combined with the contents of general register rs in a bit-wise logical exclusive OR operation.

The result is placed into general register rt.

Operation:

GPR [rt] \leftarrow GPR [rs] xor (0¹⁶ || immediate) 32 T: GPR [rt] \leftarrow GPR [rs] xor (0⁴⁸ || immediate) 64 T:

Exceptions:

None

A.6 CPU Instruction Opcode Bit Encoding

Figure A-1 lists the VR4120A Opcode Bit Encoding.

Figure A-1. VR4120A Opcode Bit Encoding (1/2)

2826				Орсос	le			
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	π	π	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIE	DADDIUE	LDL	LDRε	*	JALX <i>θ</i>	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRε	SWR	CACHEδ
6	*	π	π	*	*	π	π	LDε
7	*	π	π	*	*	π	π	SDε
	-							-

2...0

SPECIAL function

53	0	1	2	3	4	5	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALR	*	*	SYSCALL	BREAK	*	SYNC
2	MFHI	MTHI	MFLO	MTLO	DSLLVε	*	DSRLVε	DSRAVε
3	MULT	MULTU	DIV	DIVU	DMULTε	DMULTUε	DDIVε	DDIVUε
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	MACC	DMACC	SLT	SLTU	DADDE	DADDUE	DSUBE	DSUBUε
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLLE	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32

18...16

REGIMM rt

2019	0	1	2	3	4	5	6	7
0	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	*	*	*	*	*	*	*	*

2321 COP0 rs									
25, 24	0	1	2	3	4	5	6	7	
0	MF	DMFε	γ	γ	MT	DMTε	γ	γ	
1	BC	γ	γ	γ	γ	γ	γ	γ	
2				С	0				
3									
	1816			COP0	rt				
2019	0	1	2	3	4	5	6	7	
0	BCF	BCT	BCFL	BCTL	γ	γ	γ	γ	
1	γ	γ	γ	γ	γ	γ	γ	γ	
2	γ	γ	γ	γ	γ	γ	γ	γ	
3	γ	γ	γ	γ	γ	γ	γ	γ	
	20			CP0 Func	tion				
53	0	1	2	3	4	5	6	7	
0	φ	TLBR	TLBWI	φ	φ	ф	TLBWR	φ	
1	TLBP	φ	φ	φ	φ	ф	ф	φ	
2	ىد	φ	φ	φ	φ	φ	φ	φ	
3	ERET χ	φ	φ	φ	φ	φ	φ	φ	
4	φ	STANDBY	SUSPEND	HIBERNAT	φ	φ	¢	φ	
5	φ	φ	φ	φ	φ	φ	¢	φ	
6	φ	φ	φ	φ	φ	φ	¢	¢	
7	φ	φ	φ	φ	φ	ф	φ	φ	

Figure A-1. VR4120AOpcode Bit Encoding (2/2)

Key:

- * Operation codes marked with an asterisk cause reserved instruction exceptions in all current implementations and are reserved for future versions of the architecture.
- γ Operation codes marked with a gamma cause a reserved instruction exception. They are reserved for future versions of the architecture.
- δ Operation codes marked with a delta are valid only for VR4400 Series processors with CP0 enabled, and cause a reserved instruction exception on other processors.
- Operation codes marked with a phi are invalid but do not cause reserved instruction exceptions in VR4121 implementations.
- ξ Operation codes marked with a xi cause a reserved instruction exception on VR4121 processor.
- χ Operation codes marked with a chi are valid on V_R4000 Series only.
- ε Operation codes marked with epsilon are valid when the processor operating as a 64-bit processor. These instructions will cause a reserved instruction exception if 64-bit operation is not enabled.
- π Operation codes marked with a pi are invalid and cause coprocessor unusable exception.
- θ Operation codes marked with a theta are valid when MIPS16 instruction execution is enabled, and cause a reserved instruction exception when MIPS16 instruction execution is disabled.

APPENDIX B VR4120A COPROCESSOR 0 HAZARDS

Phase-out/Discontinued

The V_R4120A core avoids contention of its internal resources by causing a pipeline interlock in such cases as when the contents of the destination register of an instruction are used as a source in the succeeding instruction. Therefore, instructions such as NOP must not be inserted between instructions.

However, interlocks do not occur on the operations related to the CP0 registers and the TLB. Therefore, contention of internal resources should be considered when composing a program that manipulates the CP0 registers or the TLB. The CP0 hazards define the number of NOP instructions that is required to avoid contention of internal resources, or the number of instructions unrelated to contention. This chapter describes the CP0 hazards.

The CP0 hazards of the VR4120A core are as or less stringent than those of the VR4000. Table B-1 lists the Coprocessor 0 hazards of the VR4120A core. Code that complies with these hazards will run without modification on the VR4000.

The contents of the CP0 registers or the bits in the "Source" column of this table can be used as a source after they are fixed.

The contents of the CP0 registers or the bits in the "Destination" column of this table can be available as a destination after they are stored.

Based on this table, the number of NOP instructions required between instructions related to the TLB is computed by the following formula, and so is the number of instructions unrelated to contention:

(Destination Hazard number of A) – [(Source Hazard number of B) + 1]

As an example, to compute the number of instructions required between an MTC0 and a subsequent MFC0 instruction, this is:

(5) - (3 + 1) = 1 instruction

The CP0 hazards do not generate interlocks of pipeline. Therefore, the required number of instruction must be controlled by program.

 \star

Table B-1. VR4120A CPU Coprocessor 0 Hazards

Operation	Source		Destination			
	Source Name	No. of Cycles	Destination Name	No. of Cycles		
MTC0	_		cpr rd	5		
MFC0	cpr rd	3	-			
TLBR	Index, TLB	2	PageMask, EntryHi, EntryLo0, EntryLo1	5		
TLBWI TLBWR	Index or Random, PageMask, 2 EntryHi, EntryLo0, EntryLo1		TLB	5		
TLBP	PageMask, EntryHi	2	Index	6		
ERET	EPC or ErrorEPC, TLB	2	Status.EXL, Status.ERL	4		
	Status	2				
CACHE Index Load Tag	Index Load Tag –		TagLo, TagHi, PErr	5		
CACHE Index Store Tag	TagLo, TagHi, PErr	3				
CACHE Hit ops.	cache line	3	cache line 5			
Coprocessor usable test	Status.CU, Status.KSU, Status.EXL, Status.ERL	2	_			
Instruction fetch	EntryHi.ASID, Status.KSU, Status.EXL, Status.ERL, Status.RE, Config.K0C	2	-			
	TLB	2	-	_		
Instruction fetch	_		EPC, Status	4		
exception			Cause, BadVAddr, Context, XContext	5		
Interrupt signals	Cause.IP, Status.IM, Status.IE, Status.EXL, Status.ERL	2	-			
Load/Store	EntryHi.ASID, Status.KSU, Status.EXL, Status.ERL, Status.RE, Config.K0C, TLB	3	-			
	Config.AD, Config.EP	3				
	WatchHi, WatchLo	3				
Load/Store exception	_		EPC, Status, Cause, BadVAddr, Context, XContext	5		

Cautions 1. If the setting of the K0 bit in the Config register is changed to uncached mode by MTC0, the accessed memory area is switched to the uncached one at the instruction fetch of the third instruction after MTC0.

2. A stall of several instructions occurs if a jump or branch instruction is executed immediately after the setting of the ITS bit in the Status register.



Remarks 1. The instruction following MTC0 must not be MFC0.

- 2. The five instructions following MTC0 to Status register that changes KSU and sets EXL and ERL may be executed in the new mode, and not kernel mode. This can be avoided by setting EXL first, leaving KSU set to kernel, and later changing KSU.
- **3.** There must be two non-load, non-CACHE instructions between a store and a CACHE instruction directed to the same primary cache line as the store.

The status during execution of the following instruction for which CP0 hazards must be considered is described below.

(1) MTC0

Destination:	The completion of writing to a destination register (CP0) of MTC0.

(2) MFC0

Source:	The confirmation of a source register (CP0) of MFC0.
---------	--

(3) TLBR

Source:	The confirmation of the status of TLB and the Index register before the execution of TLBR.
Destination:	The completion of writing to a destination register (CP0) of TLBR.

(4) TLBWI, TLBWR

Source:	The confirmation of a source register of these instructions and registers used to specify a
	TLB entry.
Destination:	The completion of writing to TLB by these instructions.

(5) TLBP

Source:	The confirmation of the PageMask register and the EntryHi register before the execution of
	TLBP.
Destination:	The completion of writing the result of execution of TLBP to the Index register.

(6) ERET

Source:	The confirmation of registers containing information necessary for executing ERET.
Destination:	The completion of the processor state transition by the execution of ERET.

(7) CACHE Index Load Tag

Destination: The completion of writing the results of execution of this instruction to the related registers.

(8) CACHE Index Store Tag

Source: The confirmation of registers containing information necessary for executing this instruction.

(9) Coprocessor Usable Test

Source: The confirmation of modes set by the bits of the CP0 registers in the "Source" column.

- **Examples 1.** When accessing the CP0 registers in User mode after the contents of the CU0 bit of the Status register are modified, or when executing an instruction such as TLB instructions, CACHE instructions, or branch instructions that use the resource of the CP0.
 - 2. When accessing the CP0 registers in the operating mode set in the Status register after the KSU, EXL, and ERL bits of the Status register are modified.

(10) Instruction Fetch

Source: The confirmation of the operating mode and TLB necessary for instruction fetch.

- **Examples 1.** When changing the operating mode from User to Kernel and fetching instructions after the KSU, EXL, and ERL bits of the Status register are modified.
 - 2. When fetching instructions using the modified TLB entry after TLB modification.

(11) Instruction Fetch Exception

Destination: The completion of writing to registers containing information related to the exception when an exception occurs on instruction fetch.

(12) Interrupts

Source: The confirmation of registers judging the condition of occurrence of interrupt when an interrupt factor is detected.

(13) Loads/Sores

- Source:The confirmation of the operating mode related to the address generation of Load/Store
instructions, TLB entries, the cache mode set in the K0 bit of the Config register, and the
registers setting the condition of occurrence of a Watch exception.ExampleWhen Loads/Stores are executed in the kernel field after changing the mode from User to
- **Example** When Loads/Stores are executed in the kernel field after changing the mode from User to Kernel.

(14) Load/Store Exception

Destination: The completion of writing to registers containing information related to the exception when an exception occurs on load or store operation.



Table B-2 indicates examples of calculation.

Destination	Source	Contending Internal Resource	Number of Instructions Inserted	Formula
TLBWR/TLBWI	TLBP	TLB Entry	2	5 – (2 + 1)
TLBWR/TLBWI	Load or Store using newly modified TLB	TLB Entry	1	5 – (3 + 1)
TLBWR/TLBWI	Instruction fetch using newly modified TLB	TLB Entry	2	5 – (2 + 1)
MTC0, Status [CU]	Coprocessor instruction that requires the setting of CU	Status [CU]	2	5 – (2 + 1)
TLBR	MFC0 EntryHi	EntryHi	1	5 - (3 + 1)
MTC0 EntryLo0	TLBWR/TLBWI	EntryLo0	2	5 – (2 + 1)
TLBP	MFC0 Index	Index	2	6 - (3 + 1)
MTC0 EntryHi	TLBP	EntryHi	2	5 – (2 + 1)
MTC0 EPC	ERET	EPC	2	5 – (2 + 1)
MTC0 Status	ERET	Status	2	5 - (2 + 1)
MTC0 Status [IE] Note	Instruction that causes an interrupt	Status [IE]	2	5 – (2 + 1)

Note The number of hazards is undefined if the instruction execution sequence is changed by exceptions. In such a case, the minimum number of hazards until the IE bit value is confirmed may be the same as the maximum number of hazards until an interrupt request occurs that is pending and enabled.



Facsimile Message

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Company		

FAX

Address

Tel.

From:

Name

Thank you for your kind support.

North America NEC Electronics Inc. Corporate Communications Dept. Fax: +1-800-729-9288 +1-408-588-6130	Hong Kong, Philippines, Oceania NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	Taiwan NEC Electronics Taiwan Ltd. Fax: +886-2-2719-5951
Europe NEC Electronics (Europe) GmbH Market Communication Dept. Fax: +49-211-6503-274	Korea NEC Electronics Hong Kong Ltd. Seoul Branch Fax: +82-2-528-4411	Asian Nations except Philippines NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583
South America NEC do Brasil S.A. Fax: +55-11-6462-6829	P.R. China NEC Electronics Shanghai, Ltd. Fax: +86-21-6841-1137	Japan NEC Semiconductor Technical Hotline Fax: +81- 44-435-9608

I would like to report the following error/make the following suggestion:

Document title: ____

Document number: ____

_____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity				
Technical Accuracy				
Organization				