

# NUBI - A Revised ABI for the MIPS® Architecture

Document Number: MD00438 Revision 0.16 September 23, 2005

MIPS Technologies, Inc 1225 Charleston Road Mountain View, CA 94043-1353

Copyright © 2004–2005 MIPS Technologies, Inc. All rights reserved. PRELIMINARY INFORMATION FOR REVIEW ONLY.

Copyright © 2004–2005 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

THIS DOCUMENT CONTAINS PRELIMINARY INFORMATION THAT IS PROVIDED FOR REVIEW ONLY AND SUBJECT TO CHANGE WITHOUT NOTICE. EXCEPT AS SET OUT ABOVE, ANY USE OF THIS INFORMATION (IN WHOLE OR IN PART) IS STRICTLY PROHIBITED.

MIPS TECHNOLOGIES DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION CONTAINED IN THIS DOCUMENT, AND MAKES NO COMMITMENT TO COMPLETE, UPDATE, KEEP CURRENT, PRODUCTIZE, LICENSE OR OTHERWISE COMMERCIALIZE THIS INFORMATION.

MIPS Technologies reserves the right to change the information contained in this document for any reason. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies.

MIPS, MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS–3D, MIPS16, MIPS16e, MIPS32, MIPS64, MIPS–Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS RISC CERTIFIED POWER logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, 5K, 5Kc, 5Kf, 20Kc, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 25Kf, 34K, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, CorExtend, CoreFPGA, CoreLV, EC, FastMIPS, JALGO, Malta, MDMX, MGB, PDtrace, the Pipeline, Pro Series, QuickMIPS, SEAD, SEAD–2, SmartMIPS, SOC–it, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: B1.14, Built with tags: 2C MIPS32 ABI

# **Table of Contents**

Table of Contents	
Figures	
Tables	
Chapter 1 Introduction, scope and goals	
1.1 Why does the MIPS Architecture need a new ABI?	
ABI History	
Specific Goals for NUBI	
1.1.1 Introducing NUBI	9
Chapter 2 Data Organisation in a NUBI program	1
2.1 Sizes of basic types	
2.2 Size of "long" and pointer types	12
2.3 "long double" floating point types	12
2.4 Extended integer and "complex" types	
2.5 Alignment requirements for basic types	
2.6 Memory layout of basic types and how it changes with endianness	
2.7 Memory layout and alignment of derived types	
2.7.1 Bit fields in structures	
2.8 Soft-float: floating point values in integer storage	
Chapter 3 Register and calling conventions	
3.1 NUBI register convention	
3.1.1 Floating point register convention	
3.2 Register usage in legacy (o32, n32, n64) ABIs	
3.3 NUBI calling convention	
Stack- and Register-orientated calling conventions	
3.4 NUBI calling convention	
Chapter 4 Programs in memory	
Chapter 5 Object code formats	
5.1 ELF object file - components	
5.1.1 The ELF file header	
5.1.3 The ELF Flogram header table	
5.1.4 Relocations and relocation types.	
5.1.5 Notes sections for compiler/instruction set options	
Design principles for NUBI's ELF object standards	
Chapter 6 Debug conventions	
A note on DWARF Debug information in the object files	
6.1 Stack frame and code conventions for debugger navigation	
Chapter 7 Linux position-independent code	
7.1 How link units get into a program	
7.2 Global Offset Table ("GOT") organisation	
7.2.1 Weak symbols and PIC	
7.2.2 The GOT and demand-loading	
7.3 Conventions to help optimise position-independent code	
Optimising intra-link-unit data references and calls	
Ontimising calls	44

Chapter 8 Signals, signal frames and the "sigcontext" structure.	46
8.1 NUBI signal data structure	
Chapter 9 Thread-local storage	48
Appendix A: References	49
Appendix B: Evolving NUBI	50
Guidelines for early implementors	
Compatibility testing	
Appendix C: 64-/32-bit interworking tricks.	51
32-/64-bit calling gasket	51
Building gaskets	51
Appendix D: Revision History	52

Figures	
Figure 3-1: Stack layout in NUBI	22
Figure 4-1: The simplest memory map	
Figure 5-1: What's in an ELF file?	
Figure 5-2: Fields in the ELF "e_flags" entry for MIPS	29
Figure 7-1: Linux program memory image	
Figure 8-1: Signal frame (sigcontext) elements for a MIPS/NUBI program	

# **Tables**

Table 2-1: Basic Data types and memory representations	11
Table 2-2: C data types in memory	12
Table 3-1: Register roles for NUBI	17
Table 3-2: Floating point register usage conventions	
Table 3-3: Legacy register conventions in o32, n32, n64	18
Table 5-1: ELF file header field values in NUBI	28
Table 5-2: Relationship between mainstream MIPS architecture revisions	29
Table 5-3: Object code section types ("sh_type" values)	
Table 5-4: Fields in the section header "sh_flags" word	
Table 5-5: Machine/OS-dependent fields in the section headder "sh_flags" word	
Table 5-6: Section names used in MIPS ABIs	
Table 5-7: Relocation types used for NUBI	37
Table 5-8: ASE numbers and values for NUBI notes sections	

# Introduction, scope and goals

The sections of this manual address what a useful ABI should encompass:

- Chapter 2 "Data Organisation in a NUBI program" determines how you represent longint, int, short, char and pointer types.
- Chapter 3 "Register and calling conventions" describes registers reserved for particular purposes, stack conventions, who saves what, where arguments are found and where values are returned.
- Chapter 5 "Object code formats" describes the basic encompassing standard (ELF, usually) and its architecture-specific options. In particular this includes a set of "relocation types": a relocation type is a recipe for modifying a program to adapt to the run-time locations of data or function calls. In ELF, each relocation type gets a code number.
  - ELF object formats are (essentially) defined using C source code, and this manual references a particular version of source code from the GNU project.
  - NUBI will use DWARF 2 debug information. The debug formats are not described here, and you should refer to [DWARF2] or the source code.
- Chapter 6 "Debug conventions": to find its way through your program, the debugger relies on some conventions about stack arrangements, as well as explicit information passed through DWARF sections in the object file.
- Chapter 7 "Linux position-independent code": Linux applications and shared libraries come as binaries which permit both code and data to be conveniently relocated in the virtual address space.
- Chapter 8 "Signals, signal frames and the "sigcontext" structure": the old Unix signal mechanism lets an application choose to catch a signal event, providing a subroutine entry point for a *signal handler* (within the application program) which will be called by the kernel if the signal condition occurs.
  - This is more complicated than it might sound. Once the signal handler is running, the kernel simply believes the application is running, and forgets any saved state from the deferred pre-signal activity. Information required to restart the interrupted part of the user program is held on the user-space stack, in a structure called a *signal frame*.
  - The signal frame has to hold all the state (machine registers etc) for the interrupted user thread, but also has to fake a calling stack for the signal handler so that when it returns it will invoke the signeturn() system call.
  - The signal frame is a compatibility nightmare: it's affected by the Linux kernel build, the C library, and by the CPUs repertoire of registers. But it's definitely down to the ABI to define it!
- Chapter 9 "Thread-local storage": much discussed recently. Multi-threaded applications and libraries alike are commonly requiring language support, allowing programmers to specify "per-thread" variables and have the system implement something convenient and efficient.
- Instruction set issues: there have been many variants of the MIPS instruction set in different CPUs prior to the definition of MIPS32 and MIPS64. MIPS Technologies would like to see maximum use of those standards (and in particular release 2 of the MIPS32 and MIPS64 architecture specifications): but we recognise that the wider community includes users of slightly different instruction sets, and NUBI must work there too if it is to become a viable standard. NUBI will recognise a range of base architectures, each a superset of the last.
  - As is commonplace with modern architectures with embedded applications, there are also various optional extensions to the instruction set. For NUBI's purposes we only have to concern ourselves with instructions which might be generated by a compiler (and are available in user mode privileged instructions are hand-coded with the assembler). So the extensions which matter are the MIPS16e compact ISA, and the MIPS DSP ASE's set of fractional, SIMD and multiply-accumulate variants.

Compliant NUBI programs carry in the object file an identifier for the base instruction set plus any extensions which account for all the user-mode instructions in the program.

The o32 ABI defines a fair number of object-code fields which encode ISA variants: but those fields filled up some time ago and their encoding is a cause of strife. NUBI judiciously extends the range of one field in the ELF header to define the base instruction set, but the use of instruction set extensions is in additional "option" object code sections, modelled on one of SGI's ELF extensions.

It is our intention to leave a fair amount of background and motivational information in this specification to keep it comprehensible (and thus provide some defense against corruption of the specification when people evolve it without having understood why things were done a particular way).

Where detail would duplicate that already provided in source code - notably in header files which define the "ELF" data structures - we will not recite that source code in this document. We will reference specific public versions of source code when necessary.

#### 1.1 Why does the MIPS Architecture need a new ABI?

An "ABI" ("Application Binary Interface", though that hardly helps) is a set of rules governing compiled programs which - if followed - make the programs able to be linked together (for calling and to share data) and to be comprehensible to various useful bits of software - that includes debuggers, the Linux kernel, and run-time loaders.

Earlier MIPS ABIs were interpreted as machine-specific extensions to the cross-architecture [SVR4]; but the definition of OS services in a unix-like system now falls to POSIX and (specifically) Linux. This specification does not include the machine-indepedent parts of SVR4 ABI by reference or otherwise.

The existing MIPS ABIs were evolved substantially by Silicon Graphics Inc ("SGI") for various versions of their "Irix" OS; they are fairly typical of ABIs for Linux and other sophisticated operating systems. At least to date most MIPS embedded systems have got by using a subset of SGI's complicated ABI.

#### **ABI History**

The MIPS ABI took shape as a set of register usage and calling conventions established from the earliest days of MIPS CPUs. It picked up the "ABI" acronym and a defined binding to object code with the AT&T-inspired "Unix System V" document which is rooted with [SVR4].

That process had coalesced as early as 1990 into much of the "o32" ABI which is widely used today. By about 1994 the ABI was expanded to encompass position-independent code and the ELF object code "syntax", and there have been no substantive and intentional changes since.

SGI pioneered 64-bit operating systems for MIPS in the early 1990s, and the o32 ABI was quite unsuitable for real 64-bit computing. SGI defined a 64-bit ABI called "n64" suitable for the largest applications; and then - belatedly realising that n64's 64-bit pointer and long types bloated programs and caused portability problems to many applications which didn't need them - produced the very similar standard "n32", which differs primarily in having 32-bit pointers.

From 1995 or so SGI used solely 64-bit-capable MIPS CPUs, so they had no need to revisit a 32-bit ABI. As a result the embedded MIPS world is still stuck on the 20-year-old o32 standard. A series of talks five years ago failed to come up with a replacement.

Meanwhile, the perceived deficiencies of o32 have led to the proliferation of variants and more narrowly-focussed alternatives, to the point where there are now as many as 15 incompatible MIPS ABIs.

It may yet prove the least worst decision for us all to continue to use o32 "forever": but escaping from o32 could noticeably improve performance and ease various kinds of compatibility. So this is MIPS Technologies' proposal to do so: but this won't make sense unless we can take the community with us and end up with fewer ABIs - not just another family to add to the overlong list.

#### **Specific Goals for NUBI**

- Replace multiple existing ABIs: a new family should be "good enough" for all the applications we can make contact with, and a seed for consolidation on a single standard.
- *Make better use of registers*: o32's limit of four argument registers causes unnecessary stack shuffling, and programs would run slightly better if we reserved more. Eight argument registers has been tried with success, notably by n64/n32.

We will define more "saved" registers. Not only is this common for other architectures, but it is evident that the GNU C compiler would quite often generate better code with a few more of these.

- Add a thread pointer: a per-thread pointer in a reserved register makes for efficient thread-local storage.
- Avoid unnecessary trouble with MIPS16e<sup>TM</sup>: the "MIPS16" compact-code standard<sup>1</sup> uses half-size (16-bit) instructions, and one of the trade-offs made means it only has first-class access to eight general-purpose registers. We want to ensure the ABI's register use does not cause avoidable pain to MIPS16e programs<sup>2</sup>.
- Better position-independent code ("PIC"): all Linux shared libraries and applications are built PIC, so PIC efficiency matters. The general PIC code sequences for external data access and subroutine linkage are quite slow: we want to permit more optimisations of PIC calling and data referencing sequences.
- Reduce 32-/64-bit incompatibility: as systems grow to 64-bits we expect there to be some demand to interlink 32- and 64-bit code. This will never be seamless, but we believe it's worth making it practicable in controlled circumstances.

#### 1.1.1 Introducing NUBI

We've chosen this name, for now. We intend to improve on o32 with something simpler, but which prefers being trouble-free for the MIPS programming community over ground-breaking innovation.

Unfortunately there can't be just one NUBI. We believe there are three basic choices (related to the hardware) which will create NUBI variants, but which it's essential to support:

- Endianness: big- and little-endian programs are wholly incompatible. However, with some care this document covers both. When we need to distinguish them we'll use a suffix "L" or "B" for little/big-endian.
- Use of 64-bit integer instructions: whether the software is restricted to a MIPS32 instruction set ("NUBI32"), or can use the whole of MIPS64 ("NUBI64"). If you only ever use MIPS32 instructions all general-purpose registers might as well be 32-bits wide.
  - Even NUBI32 software is assumed to have access to double-precision floating point operations,
- Size of basic C types: we need to recognise a variant of NUBI64 with 64-bit pointers and long. I'm going to use NUBI64W ("W" for "wide") to denote this for now. Better suggestions welcomed.
  - In the medium term we expect the "narrow" 64-bit ABI which uses 32-bit pointers and long type to be more popular.

That leads to the following list of six main variants: NUBI32L, NUBI32B, NUBI64L, NUBI64B, NUBI64WL and NUBI64WB. We'll use "NUBI32" to mean "NUBI32L and NUBI32B", and - at a pinch - NUBI-L to mean "NUBI32L and NUBI64L".

How's NUBI different from o32?

- More argument registers: eight instead of four.
- Argument registers shared with return-value registers: helps avoid having too many registers with pre-defined roles.
- Adds a thread pointer: for efficient TLS.
- *o32 was stack based, NUBI is register-based*: at bottom o32 used a stack-based calling convention, though it's disguised because the first, notional, 4×32-bit locations of the underlying stack argument structure are left unwritten, with the real data passed in four argument registers.

At the time o32 was introduced C programs were frequently written without "function prototypes" to describe the types of the arguments expected by an external function. Without any prototypes calls to functions with non-standard arguments or (worse) with a variable number of arguments, like printf(), were difficult to get right. The underlying stack structure helped; a troubled function could save the four registers onto the stack to obtain a

<sup>&</sup>lt;sup>1</sup> MIPS16e is the name for the instruction set provided by MIPS32 CPUs in 16-bit-instruction mode, whereas MIPS16 may be used for the name of the mode. MIPS16e adds a few instructions (which noticeably improve code compression) to the instruction set defined for earlier MIPS16 CPUs.

<sup>&</sup>lt;sup>2</sup> Since the normal 32-bit MIPS register set treats pretty much all registers the same, the MIPS16e constraint should be unproblematic.

completely predictable memory structure for its arguments.

The stack-based structure also made it possible to pass data of derived types (structures, principally) by value. This has advantages: sometimes the data types you think are obscure turn out to be common.

In o32's generation, the critical example of this was the Fortran complex-number data type (which is a pair of floating point values).

However, in NUBI32's time the problem is more likely to be that we'd like to handle long long arguments and return values more efficiently. This might be worth a special case (which would cover complex and double-precision floating point numbers too).

• *o32 was irredeemably 32-bit, NUBI makes interworking possible*: a call between a NUBI64 program and a NUBI32 program will always need "gasket" code, but a gasket which is automatically produced would be a useful tool for complicated applications which are migrating from 32-bit to 64-bit, and where not all the components are recompiled together.

# Data Organisation in a NUBI program

This chapter describes how data should be stored in memory in the run-time image of a NUBI program.

Those of you familiar with traditional ABIs for the MIPS architecture will note that it is entirely compatible with "o32".

The intent of this specification is to be restate the "o32" conventions, but the description has been completely re-written in the interests of clarity and brevity. If in that process we have unintentionally changed some obscure corner case in o32, we reserve the right to prefer a consistent interpretation of this text over o32.

For the purposes of this document memory is taken as an array of unsigned 8-bit quantities, whose index is the virtual address. For all compliant compilers the memory array corresponds to a C definition unsigned char [].

Like all modern computers, MIPS uses 2s-complement representation for signed integers - so in any data size "-1" is represented by binary all-ones. The overwhelming advantage of 2s-complement numbers is that the basic arithmetic operations (add, subtract, multiply, divide) have the same implementation for signed and unsigned data types<sup>3</sup>.

C integer data types come in signed and unsigned versions, which are always the same size and alignment. A declaration without a signed/unsigned keyword is interpeted as signed<sup>4</sup>.

In the medium term we expect to see some programs using fixed-point fractional data types, and perhaps even fixed-length vectors of small fixed-point types (which at the hardware level are carried in single registers). The fractional types will be declared by attaching an attribute to an integer declaration. A compiler may act on that declaration to give particular semantics to arithmetic operations: the ABI will only require that such data is managed according to the rules applicable to the underlying integer type.

Vector types could require an extension to NUBI. It's our goal that we should leave it possible to do that in a way which preserves compatibility for software which doesn't use vectors.

# 2.1 Sizes of basic types

Table 2-1 lists fundamental C data types and how they're implemented for MIPS architecture CPUs. We'll come back to the long and pointer types a bit later - their size changes according to whether you use the NUBI32 or NUBI64 ABI.

	T	
C type	MIPS asm name	size (bytes)
_Bool	byte	1
char	byte	1
short	half	2
int	word	4
longlong	dword	8
float	.single	4
double	.double	8
long double		16

Table 2-1 Basic Data types and memory representations

<sup>&</sup>lt;sup>3</sup> At least, until the result has greater precision than the operands.

<sup>&</sup>lt;sup>4</sup> Some old code assumes that char is unsigned, and that behaviour is available from GCC with a compiler flag. Strictly speaking, such behaviour is non-compliant with NUBI.

# 2.2 Size of "long" and pointer types

Although these vary according to the type, in practice they're always the same as something else... For NUBI64W long is implemented just like the long long shown above, while for all other NUBI variants long is implemented just like an int.

It's good portability practice to have a pointer and long the same size, and all NUBI variants do so.

# 2.3 "long double" floating point types

We propose that NUBI follows in the footsteps of SGI's "n64" and "n32" standards and include an extended precision floating point number as a long double.

SGI implemented this as a pair of double variables whose sum is the number represented; one effectively holds the most significant bits of the number, the other the least significant bits. This cannot represent numbers outside the range of a regular double, but provides 50+ bits extra precision and is relatively efficient to compute with using a double-precision FPU. IBM's PPC64 ABI does the same.

We are inclined to use an SGI-compatible definition for NUBI; comments welcome.

# 2.4 Extended integer and "complex" types

GNU C has syntax for defining longer integer types, and modern C compilers are expected to support complex number types (corresponding to each floating point type). But for the purposes of this ABI such types will be dealt with exactly as if they consisted of a structure containing an array of scalars.

For extended integers the underlying scalar type will be the longest basic integer type which can be put together to form an extended type of the right bit-size.

We do not see any medium-term likelihood that any complex or extended types will get hardware support, and the largest alignment requirement for any object in NUBI shall be to an 8 byte unit.

# 2.5 Alignment requirements for basic types

Data types can only be directly handled by standard MIPS instructions if they are *naturally aligned*: that is, a 2-byte datum starts at an address which is even (zero modulo 2), a 4-byte datum starts at an address which is zero modulo 4, and an 8-byte datum starts at an address which is zero modulo 8<sup>5</sup>.

Consequently, NUBI requires that all the primitive data types be naturally aligned.

### 2.6 Memory layout of basic types and how it changes with endianness

Table 2-2 shows how each basic type is laid out in our byte-addressed memory; the arrangement is different for bigendian and little-endian software.

In Table 2-2 the bit numbering is reversed between the two endianness layouts, which makes the bitwise depiction of the fields of floating point numbers easier to absorb (and prettier). It's a useful opportunity to give a warning: this neither adds nor subtracts any meaning. Bytes are indivisible 8-bit objects, and bit-numbers (where used in this specification) annotate the arithmetic significance of bits within an 8-, 16-, 32- or 64-bit integer type.

Each of these data types must be naturally aligned, as described above.

"Endianness" can be a troubling subject. If you are uneasy about it, read it up in [SMR].

But of course the 8-byte alignment is only produced when you define 8-byte types such as long long and double. We think that making some 32-bit CPUs incompatible isn't worth the small saving in data memory.

<sup>&</sup>lt;sup>5</sup> The 8-byte alignment is not a hardware requirement for a MIPS32 CPU (32-bit integer registers) with no floating point hardware - which is likely to be the commonest CPU in embedded systems.





Table 2-2 C data types in memory



# 2.7 Memory layout and alignment of derived types

Derived types are built by concatenating simple types, but inserting unused ("padding") bytes between items so as to respect the alignment rules<sup>6</sup>.

It's worth giving a couple of examples. Here's the byte offsets of data items in a struct mixed:

This allows you to model more possible data patterns with C data declarations, and the compiler will generate appropriate code (with some loss of efficiency) to handle the resulting unaligned basic data types. But such declarations are outside the scope of this document.

<sup>&</sup>lt;sup>6</sup> Some compiler systems provide mechanisms to alter the alignment rules for particular data definitions: GNU C supports the data declaration attribute  $\_$ attribute((align(x))) and the slightly more ANSI #pragma pack(x). Both work to reduce the maximum padding by loosening alignment requirements down to 4 bytes, 2 bytes or none.

It's worth stressing that the byte offsets of the fields of constructed data types (*other than those using C bitfields*, see Section 2.7.1 "Bit fields in structures") are unaffected by endianness.

Constructed data types are aligned in memory to the largest alignment boundary required by a data type defined inside them. So a struct mixed will start on an 8-byte boundary; and that means that if you build an array of these structures you will need padding between each array element. C compilers provide for this by "tail padding" the structure to make it usable for an array, so sizeof(struct mixed) == 24 and the structure should really be annotated:

Just to remind you: the size (and consequently the alignment requirement) of pointer and long data types is 4 for NUBI32 and NUBI64, but 8 for NUBI64W.

#### 2.7.1 Bit fields in structures

C allows you to define structures which pack several short "bit field" members into one or more locations of a standard integer type. This is a useful feature for emulation, hardware interfacing, and perhaps for defining dense data structures, but is fairly incomplete. Bitfield definitions are nominally CPU-dependent and substantially endianness-dependent.

One can, for example, define a data structure which permits access to the various fields of a MIPS single-precision floating point number:

```
#if BYTE_ORDER == BIG_ENDIAN

struct ifloat {
    unsigned int sign:1;
    unsigned int bexp:8;
    unsigned int mant:23;
};

#else /* little-endian */

struct ifloat {
    unsigned int mant:23;
    unsigned int bexp:8;
    unsigned int sign:1;
};

#endif
```

In this case (as you'd hope and expect) the three fields are packed into one 32-bit int storage unit. How do the two cases differ? Well, for both endianness the bitfields are allocated with the first-defined field occupying the lowest byte-addressed part of the int. For big-endian, that means the high-order bits are occupied first; for little-endian, it's the low-order bits.

Does this make sense? Certainly some; if you tried to implement bitfields in a less endianness-dependent way, then in the following example struct fourbytes would have a different memory layout from struct fouroctets- and that doesn't seem reasonable:

```
struct fourbytes {
   signed char a; signed char b; signed char c; signed char d;
}
struct fouroctets {
   int a:8; int b:8; int c:8; int d:8;
}
```

A bitfield can only be packed inside one storage unit of its defined type; if we try to define a structure for a MIPS double-precision floating point number, the mantissa field contains part of two 32-bit int storage units and can't be defined in one go. The best we can do in ANSI C is something like this:

```
struct ieee754dp_konst {
   unsigned sign:1;
   unsigned bexp:11;
   unsigned manthi:20; /* cannot get 52 bits into... */
   unsigned mantlo:32; /* .. a regular C bitfield */
};
```

You're permitted to leave out the name of the field definition, so you don't have to invent names for fields which are just there for padding.

Bitfields of type other than a signed or unsigned int (or \_Bool) are not mandated by most C standards. But many compilers will support bitfields in longer integer types. If we were confident that all the compilers we would ever need support an unsignedlonglong bit field, we could have defined the double-precision floating point structure without having to split the mantissa over two fields.

The full alignment rules for bit-fields are complicated:

- As we said above, a bit-field must reside entirely in its *storage unit* which is the enclosing, properly aligned location of the bit-field's defined type.
  - Thus a bit-field never crosses an alignment boundary of its defined type.
- Bit-fields can share their storage unit with other struct/union members, including members that are not bit-fields (to pack together, of course, the adjacent structure member would have to be of a smaller type).
- Structures inherit their own alignment requirement (recursively) from the alignment requirement of their most demanding field type. Named bit-fields will cause the structure to be aligned at least as well as the type requires. Unnamed fields regardless of their defined type only force the storage unit or overall structure alignment to
- that of the smallest integer type which can accommodate that many bits.

  You might want to be able to force subsequent structure members to occupy a new storage unit. In a NUBI-

compliant compiler you can do that with an *unnamed zero-width* field. Zero-width fields are otherwise pointless, and named zero-width fields are illegal.

You now know everything you need to map C data declarations to memory the NUBI way.

#### 2.8 Soft-float: floating point values in integer storage

Many CPUs oriented to the embedded market have no floating point hardware. When you compile C code using floating point for such a CPU you can leave it to the run-time system to catch the "coprocessor unusable" exceptions and emulate the floating point operations, but that's horribly inefficient.

Compilers will typically implement a "soft-float" option where floating point data types are implemented as if they were integers of the same size, and floating point operations implemented by a judicious mix of inline code and calls to a somewhat-invisible library.

If you want to be strict, you could see the soft-float option as yet another doubling of NUBI variants. But that would be counterproductive. Fortunately, the difference between regular and soft-float code can be confined to the

compiler. So we rule that when you compile soft-float then for all ABI purposes float will be treated as an alias for int, and double an alias for longlong.

Compilers should provide a flag in object files and in debug records which note the soft-float option; linkers should give a warning when mixing soft- and hard-float modules, but should not treat this as a fatal error which cannot be overriden.

# Register and calling conventions

The MIPS architecture makes nearly all the registers the same; only \$0 (which is just an always-zero bit bucket) and \$31 (used implicitly for a return address by the jal instruction which has no encoding space to pick a different register) are different.

It's a nice paradox that confronted by such an orthogonal architecture, software tools end up laying down some pervasive conventions which almost no software can break. And one of the conventions governs the use of the registers; in principle this is just part of the ABI.

MIPS currently favour a re-work of register conventions which is not backward compatible. It seems to be too constraining to conserve arbitrary assembler code, and relatively easy to automate conversion of assembler source in the face of any change we choose to make.

To refresh your memory on the older ABIs, refer to Section 3.2 "Register usage in legacy (o32, n32, n64) ABIs". But for NUBI we propose to:

- *Combine return-value and argument registers*: this is done in other ABIs and there's no obvious problem with it so it allows us to increase the number of re-assignable registers.
- Demote the "assembler temporary" register: compilers should not generate assembler code which implicitly uses registers, so should generate all their code under a ".noat". This (temporary) register should still be avoided when you're writing assembler code and want to use more complicated addressing modes in store instructions (etc).
- More saved and less temporary registers: four ex-temporary registers become "saved".
- Define small-data-pointer as "saved": in particular the gp register used as the GOT pointer in PIC code or for "small-data" access in bare-iron code is redefined as "saved" and in programs which are neither GOT nor use small data, it's free for reuse.
  - In this case NUBI follows a change already made for n32/n64.
- Add a thread pointer: as widely agreed.

#### 3.1 NUBI register convention

NUBI's register assignments are shown in Table 3-1.

#### 3.1.1 Floating point register convention

MIPS CPUs which have FPA hardware have 32 floating point registers, whose assembler names are \$f0 - \$f31. Even 32-bit MIPS CPUs support the 64-bit IEEE double-precision format.

The now mostly obsolete 32-bit MIPS I CPUs do arithmetic only in the 16 even-numbered registers \$f0-\$f30. NUBI does not officially support them.

All modern MIPS CPUs have 32 64-bit, full double-precision, registers and can do arithmetic with any of them.

Table 3-2 shows NUBI's convention. Where it is harmless to do so, we've remained consistent with n64's naming and register use conventions: but NUBI has 12 temporary, 12 saved and 8 argument registers (n64 had 14, 8, and 8 respectively, with two more dedicated for return values).

**Table 3-1 Register roles for NUBI** 

Reg No	Hardware constraint	NUBI Name	Use	o32 Name
\$0	Always reads zero	zero		zero
\$1		AT/t3	assembler temporary (additional temp in compiled code)	AT
\$2		t0/pf	PIC-code function call address/temporary	v0
\$3	MIPS16 accessible	gp/s13†	global data pointer/GOT pointer/saved register	v1
\$4-\$7		a0-a3	arguments/return values	a0-a3
\$8-\$11		a4-a7	more arguments	t0-t3
\$12-\$15		s0-s3		t4-t7
\$16-\$17	MIPS16 accessible	s4-s5	saved registers	s0-s1
\$18-\$23		s6-s11		s2-s7
\$24	MIPS16 cond. code	t1	temporary	t8
\$25		t2	temporary	t9
\$26-\$27		k0-k1	reserved for interrupt/trap handler	k0-k1
\$28		tp	thread pointer	gp
\$29	MIPS16 stack pointer	sp	stack pointer	sp
\$30		s12/fp	saved register recycled as frame pointer if required	s8/fp
\$31	link for jal	ra	Return address for subroutine	ra

**Table 3-2 Floating point register usage conventions** 

Reg		NUBI	n64
No	Name	Use	Name
\$f0	ft10		fv0
\$f1	ft0	Temporary (not saved)	ft0
\$f2	ft11	remporary (not saved)	fv1
\$f3-\$f11	ft1-9		ft1-9
\$f12-\$f19	fa0-fa7	Arguments/return values	fa0-fa7
\$f20-\$f23	fs8-fs11	Values saved over function call	ft10-ft13
\$f24-\$f31	fs0-fs7	values saved over function can	fs0-fs7

<sup>†</sup> Non-position-independent code does not need a GOT pointer, and the use of the "small data" region is optional for bare-iron software. Where neither is specified, this becomes an additional "saved" register.

# 3.2 Register usage in legacy (o32, n32, n64) ABIs

Table 3-3 shows how registers have been used to date.

Table 3-3 Legacy register conventions in o32, n32, n64

Register Nos	name	use			
\$0	zero	always zero			
\$1	AT	assembler tempor	rary		
\$2-\$3	v0-v1	return value from	function		
\$4-\$7	a0-a3	function argumen	nts		
		032		n32/n64	
	name	use	name	use	
\$8-\$11	t0-t3		a4-a7	more arguments	
\$12-\$15	t4-t7		t0-t3	temporaries (value	
\$24-\$25	t8-t9	temporaries	t8-t9	must be assumed	
				lost over	
				subroutine call)	
\$16-\$23	s0-s7	saved registers (value preserved over subroutine call)			
\$26-\$27	k0-k1	reserved for inter	rupt/trap han	dler	
\$28	gp	global data pointer/GOT pointer			
\$29	sp	stack pointer			
\$30	s8/fp	stack frame pointer if required (additional saved register			
		if not)			
\$31	ra	Return address for	or subroutine		

### 3.3 NUBI calling convention

One of the most significant differences between contemporary ABIs is they way in which they pass arguments to functions. All agree that it's desirable to ensure that most arguments are passed in registers rather than on the stack. All - in the last resort, when arguments are very large or very numerous - resort to passing arguments in memory. However, there are two distinct styles of calling convention, with different characteristic advantages and problems.

#### Stack- and Register-orientated calling conventions

• Stack-orientated: all arguments are notionally laid out on the stack. It's almost as if you were just applying the data-storage rules described in the previous chapter, though separate arguments are subject to an additional alignment requirement, to ensure that each starts on a register-sized boundary.

Then as many bytes of arguments as can be accommodated are sucked up into the registers available for argument passing, in order. Where the whole of a register-sized and aligned chunk contains a floating point value, it is passed in a floating point register.

Advantages: a stack-orientated mechanism allows you to pass any data type (even a structure passed by value) in registers. While this is not terribly useful in generality there are cases - like software quadprecision, or complex numbers represented as pairs of floating point - which are important in particular application areas.

There's a subdivision according to whether the nominal stack-space whose data is in registers should exist or not (it does in o32 and the 64-bit PowerPC specification, but does not exist in n64).

Disadvantages: mapping derived types to the stack is relatively complicated and liable to corner-case incompatibilities. It also requires a lot of copying, which is sometimes unnecessary.

We want to define sub-ABIs for 32-bit and 64-bit CPUs, and the way the "register size" unit determines the mapping of structure arguments creates troublesome incompatibilities.

• Register-orientated: all arguments are reduced to a form which will fit in a register, and passed in registers. When you run out of registers, you notionally put the argument into a register and save it to memory, then stack such register images.

For structure arguments, the form which fits in a register is a pointer to a structure in memory.

A naive register-orientated scheme requires that arguments which don't fit in a register be copied by the caller - C arguments passed by value should not be at risk of being modified by the callee. More sophisticated variants - which we'd choose - get the called function to make a copy of the argument, but only if it either writes or shares the address of that argument.

Register-orientated schemes only allocate stack space when there are more arguments than will fit in registers.

Advantages: it's simple to parse, for both machines and programmers. Moreover - particularly for the bulk of functions with less arguments than the number of argument registers - it minimises the differences between the 32- and 64-bit versions.

Disadvantages: varargs can become ugly. In it's purist form, even small derived types (and things like complex numbers are treated like derived types) are passed by an implicit pointer which forces data out of registers. That can cost efficiency in applications where such structure-by-value arguments are ubiquitous.

The best-known legacy MIPS ABIs (o32, n32 and n64) are all stack-orientated. But MIPS Technologies are inclined to make NUBI register-orientated. Your input is particularly welcomed on this issue.

### 3.4 NUBI calling convention

The NUBI calling convention is register-, not slot-based<sup>8</sup>.

• Arguments: each argument is represented by a single register-sized value. Each of the first 8 arguments travels in the appropriate a0-7 register (or fa0-7 for scalar floating point arguments). If there are more than eight arguments, further ones are formed as if put in a register and then saved on the stack into a 64-bit slot<sup>10</sup>.

We use floating point registers for double<sup>11</sup> and float arguments, and integers by value for all integer values which will fit in a register. Simple integer values are as if loaded into the register (ie they occupy the least-significant bits).

Derived types (structures etc) and non-standard scalar types are passed in a register if and only if their memory-stored image is register-size aligned and fits into a register<sup>12</sup>. Derived types are mapped into a register by a register-size load (that's **1w** for NUBI32 and **1d** for NUBI64). Note that there is no guarantee that (even in rather simplest structures) a smaller-than-register integer field will end up conveniently positioned in the register.

All other arguments are passed by reference. The callee must copy the argument if it writes it or takes its address.

The long long int type is bigger than a register in NUBI32, and is then passed by reference. All bigger-than-register derived types are, too.

- Return value: an integer value or derived type which fits in a single register is returned in a0, while a floating point value which fits in a register is in fa0. All other return values are returned via a pointer specified by the caller as an implicit extra argument, passed *first*.
- GOT pointer: gp will be the GOT pointer for PIC code (which is Linux-compatible). This is not program-constant (different link units must have different GOTs, and different modules may have different GOTs). Functions changing its value should save its value on entry and restore it on return (ie gp is treated as "saved", as is already done by n32/n64).

tp will be the thread pointer for thread-local storage. tp is expected to be set by the OS/library when the thread starts, and is read-only to normal compiled code. Code which does not use thread-local storage should not use this register at all.

Historic MIPS I CPUs had only 16 64-bit registers (formed by pairs of 32-bit registers) and did not support load/store double. NUBI doesn't provide for generating convenient floating point for those CPUs - though it does allow for soft float - see above.

11 We are aware that pass-by-reference for long long - and perhaps for long double and \_complex double too - may sacrifice too much efficiency. We'll do some research to estimate how bad the impact would be, with particular attention to the Linux kernel and libraries.

We will consider an alternative where a derived/extended type which consists of a pair of identical scalars would be passed "as if" it was two arguments, in two registers. If we do that we'd also have to ensure that NUBI64 "skips" an argument register opportunity after an argument which fits in a 64-bit register but requires a pair of 32-bit registers, so subsequent arguments would remain in sync with NUBI32's... this is nasty, and we don't want to do it unless the impact of not doing so is bad.

<sup>&</sup>lt;sup>7</sup> In this and in other matters it is influenced by the "EABI" proposals made by a group of GNU C workers some years ago. We've tried to ensure that NUBI is never arbitrarily different from EABI.

<sup>&</sup>lt;sup>8</sup> This is different from PPC32 or EABI, which were willing to pass 16 arguments in registers if 8 of them happened to be floating point.

<sup>&</sup>lt;sup>9</sup> Functions with more than 8 arguments are rare enough that we can afford to standardise on the big slots without wasting significant amounts of stack space.

<sup>&</sup>lt;sup>10</sup> NUBI assumes that a compliant MIPS CPU implements a floating point unit which implements both double (IEEE-754 64-bit standard) and float (IEEE-754 32-bit standard) data types and operations, implement the MIPS architecture load/store double operations, and have 32 64-bit floating point registers.

#### 3.5 NUBI stack frame standards

A NUBI function must maintain the stack pointer at an 8-byte-aligned location at or below the lowest stack location used to date by the function, and restore it immediately before return.

A function's stack use includes, of course, any argument slots required by calling a function with more than 8 arguments.

All further rules about stack management are not essential for successful intercalling, but debuggers and other useful software tools assume these conventions<sup>13</sup>.

Here's a diagram:




Figure 3-1 Stack layout in NUBI

### Notes on the stackframe diagram Figure 3-1

- Argument slots: needed only when there are more than 8 arguments: each is 64 bits (8 bytes) in extent.
- Integer/FP register save area: integer saved registers in NUBI32 occupy 32-bit (4 bytes); all other register-save slots are 64-bit (8 bytes). Registers are saved with the lowest-numbered registers (that's physically lowest numbered) at the lowest memory positions.
- framesize, regoffs, fregoffs: these are the arguments to an assembler directive which will leave information for the debugger about the shape of the stack.

<sup>&</sup>lt;sup>12</sup> That is, these rules are made compulsory where they don't seem likely to cost anything, to avoid pointless diversity arising by chance.

#### Code Conventions for function stack management.

Commonly a NUBI function will adjust the stack pointer on entry by an amount known at compile time, and keep it there until it returns. The adjustment should be made prior to any branch or label at the start of the function.

Any function whose stack depth is unknown at compile time must maintain a frame pointer in the fp register.

# Programs in memory

Running programs reside in computer memory. The ABI conventions don't determine the memory layout of the program, but the two certainly interact, and some of the practical complications of the ABI are there to allow users to build the memory map their application needs. So it's helpful to draw some pictures: we'll start with the simplest possible one in Figure 4-1.

"malloc" data (grows up)

uninitialized data

initialized data

code

Figure 4-1 The simplest memory map

Complications ensue if - as is often the case with bare-iron software - you are using "unmapped" memory regions like kseg0/kseg1, and need to fit your software onto the hardware's memory map. Sometimes code and read-only data must go in ROM, but writable data and stack must of course be in RAM. We're not going into that here.

#### **GP-relative data**

Loading or storing a piece of data at an address known at link time requires a two-instruction sequence on MIPS (typically an **addui** followed by a **lw/sw**.) But a common MIPS trick with bare-iron programs is to try to bring together the most commonly used data in a program (up to 64Kbytes of it), then to reserve the gp register as a pointer into the middle of this area. That allows data items to be loaded or stored with a single instruction. It's hard to figure out what is really the most commonly-used data in advance, so we pick all data items up to a specific size. With gcc the ``-S8'' option directs all data items whose size is 8 bytes or less to a separate "small data" region. Well, in fact there are two regions, one for initialized data (".sdata") and one for uninitialized (".sbss") - but they are eventually placed next to each other in the memory map.

This trick does not work for Linux applications built of multiple shared objects: it depends on the linker being able to figure out all the offsets from gp at link-time, which is not possible with dynamic loading. For this reason the PIC standard recycles the gp register to become the global offset table pointer.

# Object code formats

Object code is used to represent NUBI binary programs in computer files, and all NUBI object code uses a variant of the ELF format.

ELF was defined as part of the "System V Application Binary Interface" standard [SVR4] and the supplement which described the MIPS ("o32") variant is [SVR4\_MIPS]. This specification is compliant with base ELF, though not with o32: it aims to provide a reference which will replace the latter book <sup>14</sup>. Some generic ELF information is repeated here, as an aid to navigation.

Chapter 2 "Data Organisation in a NUBI program" of this ABI defines a precise mapping from a C data structure to an array of bytes, so - within the context of the ABI - binary file data contents are unambiguously defined by C structures. That sounds suspiciously circular, but it works.


The software we will regard as a reference implementation for NUBI (and whose C header files will be authoritative) will be the GNU "binutils" distribution. The principle header files concerned will be:

File	What's defined here
<pre>src/include/elf/external.</pre>	Describes the structure fields of the header and key
	tables. It's "external" because it's describing the
	contents of the files, not the internal data structures of
	the library which manipulates object file data.
<pre>src/include/elf/common.h</pre>	Describes standard values for fields.
<pre>src/include/elf/mips.h</pre>	Field values which are specific to the MIPS architecture

### **5.1** ELF object file - components

An ELF file might contains several piece as sketched out in Figure 5-1.

Figure 5-1 What's in an ELF file?



<sup>&</sup>lt;sup>13</sup> The most important audience for this chapter are programmers constructing compliant object code producers and consumers. None of this audience needs to have machine-independent ELF features reprised.

That is, it's a lump of binary which starts with an *ELF header*; that header tells you the file position of the *Program header table*, which locates and describes a number of chunks called *segments* and the *Section header table*, which locates and describes a number of *sections*. Segments and sections are often made of the same chunks of data: quite often a segment spans a number of different sections.

By original design, segments are for program loaders; sections are for intermediate build tools which write object files. Otherwise they have similar structures and many things which are "sections" early in the build process get packed into segments of the same name and very similar structure in the loadable file. When ELF was created the section/segment distinction was relatively straightforward: but the shared-library system of a modern OS like Linux defers the binding of names to real subroutines to program load time or even run time. As a result the loader does pretty much everything a linker needs to do...

An ELF file starts with its "ELF header". Typically the program header table follows immediately after, with the section header table at the end, and the section/segment contents in between. However, that's not required by the standard and should not be assumed by software which reads ELF.

A good way to get used to the contents of ELF files is to dump them out using the Linux (also available on other Unix-like OS') utility readelf.

#### 5.1.1 The ELF file header

An object file starts with an ELF file header. For NUBI32 that's an Elf32\_External\_Ehdr type, whereas for NUBI64 it's an Elf64\_External\_Ehdr. Both are defined in external.h like this:

```
typedef struct {
  unsigned char e_ident[16];
                                             /* ELF "magic number" */
  unsigned char e_Ident[16]; /* ELF "magic number" */
unsigned char e_type[2]; /* Identifies object file type */
unsigned char e_machine[2]; /* Specifies required architecture */
unsigned char e_version[4]; /* Identifies object file version */
unsigned char e_entry[4]; /* Entry point virtual address */
unsigned char e_phoff[4]; /* Program header table file offset */
unsigned char e_flags[4]; /* Processor-specific flags */
unsigned char e_ehsize[2]; /* ELF header size in bytes */
unsigned char e_phontsize[2]: /* Program header table entry size */
  unsigned char e_phnum[2]; /* Program header table entry count */
  unsigned char e_shentsize[2]; /* Section header table entry size */
  } Elf32_External_Ehdr;
typedef struct {
 unsigned char e_phentsize[2]; /* Program header table entry size */
  unsigned char e_phnum[2]; /* Program header table entry count */
  unsigned char e_shentsize[2];    /* Section header table entry size */
  unsigned char e_shnum[2]; /* Section header table entry count */
unsigned char e_shstrndx[2]; /* Section header string table index */
} Elf64_External_Ehdr;
```

With the exception of e\_ident, these fields are interpreted as integer values of various sizes. In the original SVR4 documents, the ELF header was defined using integer types - which are unambiguous, because their mapping to byte-addressible memory was defined in Chapter 2 "Data Organisation in a NUBI program" above. But the GNU binutils project has found it more convenient to use char arrays, which makes the field sizes explicit. That somewhat obfuscates the structure definitions and the code which interprets ELF fields, but means you can make tools which work reliably in a cross-compilation environment (where the compilation host may have different endianness, basic-type size and alignment requirements).

Field values relevant to NUBI<sup>15</sup> are shown in Table 5-1:

<sup>&</sup>lt;sup>14</sup> We have omitted a number of historical field values associated with old MIPS ABIs. The accumulation of these values had become part of the problem rather than the solution. We believe that the NUBI object format will provide all the information linkers and loaders need, but some of the information which was formerly (and unsatisfactorily) squeezed into the header will appear in special "option" sections instead.

Table 5-1 ELF file header field values in NUBI

Field	Legal value	Meaning
e_ident[0]	ELFMAG0 = 0x7F	
e_ident[1]	ELFMAG1 = 'E'	"Magic number" which provides informal evidence
e_ident[2]	ELFMAG2 = 'L'	that this is, indeed, an ELF file.
e_ident[3]	ELFMAG3 = 'F'	
e_ident[4]	ELFCLASS32 = 1  ELFCLASS64 = 2	32-bit ELF file. This value is critical, since it determines the size and interpretation of other fields, even in the ELF header itself. 64-bit ELF file
	ELFDATA2LSB = 1	Little-endian. This not only flags the endianness of the
e_ident[5]	ELFDATA2MSB = 2	program encoded here, but the encoding of all the bigger-than-byte fields in the ELF file. Big-endian
e_ident[6]	1	A version number for the ELF header data structure.
		Always 1 so far, and unlikely ever to change.
o ident[7]	ELFOSABI_LINUX = 3	Indicates a Linux-compatible ABI (or OS using compatible object file)
e_ident[7]	ELFOSABI_STANDALONE = 255	Use this for code built non-PIC for "bare-iron" or single-address space RTOS.
e_ident[8]		"ABI version" used to flag incompatible updates to an evolving ABI. This does not seem to have been used for architecture-dependent information.
	ET_REL = 1	Relocatable file (typically an intermediate .o file).  NUBI programs should generate this value, but should not rely on it for much.
e_type	$ET\_EXEC = 2$	Executable file
	$ET_DYN = 3$	Shared object (dynamic library) file
	ET_CORE = 4	"Core file" synthesised by an OS to capture the state of a program for later debug.
e_machine	EM_MIPS = 8	Originally narrowly defined for "MIPS I" big-endian. But usage has evolved to mean that this denotes any MIPS family architecture, and NUBI will stay with that tradition.
e_version	EV_CURRENT = 1	ELF version 1 - there has never been another, and probably never will be.
e_flags		Packed field of MIPS-specific information, defined in Figure 5-2 below. NUBI will retain compatibility with the most-used fields, but will encode information about the program encoding in object code sections rather than trying to squeeze it into this overused field.

# A note on "e\_flags" and program/CPU compatibility

Earlier MIPS ABIs used many more  $e_{flag}$  field values than are described here. Some of these fields are no use any more: sometimes that's because all possible values are assigned but more are needed, but sometimes it just isn't clear why any ELF user would want to know.

NUBI object files will contain only the sub-fields shown in Figure 5-2 below.

Figure 5-2 Fields in the ELF "e\_flags" entry for MIPS

31 28	27	26 16	15 12	11 10	9	8	7 6	5	4 2	1	0
ARCH	ARCH_ASE_M16	×	ABI	×	FP64	32BIT_MODE	×	ABI2	×	PIC	×

#### Where:

• ARCH: (e\_flags & EF\_MIPS\_ARCH) - this 4-bit value can be:

ARCH	Meaning
$E_MIPS_ARCH_1 = 0$	Program uses MIPS I instructions
$E_MIPS_ARCH_2 = 1$	MIPS II†
$E_MIPS_ARCH_3 = 2$	MIPS III
$E_MIPS_ARCH_4 = 3$	MIPS IV
$E_MIPS_ARCH_32 = 5$	MIPS32
$E_MIPS_ARCH_64 = 6$	MIPS64
$E_MIPS_ARCH_32R2 = 7$	MIPS32 release 2
E_MIPS_ARCH_64R2 = 8	MIPS64 release 2

Compliant NUBI programs may take any value from 1 through 8. NUBI does not aspire to supporting MIPS I hardware (though MIPS I integer code is unproblematic, the distinct early floating-point dialect will cause trouble).

The MIPS32 specification includes a description of the CPU's OS-only privileged resources. But the privileged instruction set is outside of the scope of this specification.

So for the purposes of this specification the following relationships can be guaranteed:

Table 5-2 Relationship between mainstream MIPS architecture revisions

 $A \rightarrow B$  - A is a subset of B

There was a specification for a "MIPS V" revision of the ISA. But it's really an "instruction set extension" (or "ASE") which adds paired-single floating point SIMD instructions to MIPS IV. A NUBI program's use of ASE instructions is communicated through special object code "option" section entries, as described in Section 5.1.5 "Notes sections for compiler/instruction set options" below.

- ARCH\_ASE\_M16: (e\_flags & EF\_MIPS\_ARCH\_ASE\_M16) 1 if code uses special half-sized instructions (as in MIPS16 and MIPS16e). NUBI programs should set this, but should read and provide authoritative information will be in object code "option" sections.
- FP64: (e\_flags & EF\_MIPS\_FP64) 1 if code compiled assuming full 64-bit FPU. Always set for NUBI (even NUBI32 insists that FP hardware, if present, be 64-bit).

<sup>&</sup>lt;sup>15</sup> MIPS II is interpreted strictly as the subset of MIPS III which excludes all 64-bit integer operations.

• ABI: (e\_flags & EF\_MIPS\_ABI) distinguishes between MIPS ABI families, and is extended for NUBI:

$EF\_MIPS\_ABI$	Meaning
EF_MIPS_ABI_032 = 1	MIPS o32
EF_MIPS_ABI_064 = 2	o32 informally extended to programs using 64-bit
	instructions and registers. Has seen some use for
	64-bit Linux kernels.
EF_MIPS_ABI_EABI32 = 3	1995 consortium "EABI" spec, in 32- and 64-bit
$EF_MIPS_ABI_EABI64 = 4$	flavours. Some use for "bare iron"
	programming, but they more often stick to o32.
EF_MIPS_ABI_NUBI = 5†	NUBI has just two values, the second reserved
$EF\_MIPS\_ABI\_NUBIW = 6†$	for the "wide" 64-bit variant. You should use
	e_ident entries to distinguish the 32-/64-bit
	and endianness variants.

- 32BIT\_MODE: (e\_flags & EF\_MIPS\_32BITMODE) 1 when code assumes 32-bit registers only. Always set for NUBI32, but NUBI-compliant software should not rely on it.
- ABI2: (e\_flags & EF\_MIPS\_ABI2) with a 32-bit file (ELFCLASS32), a 1 denotes the n32 ABI. But it's always zero for NUBI.
- PIC: (e\_flags & EF\_MIPS\_PIC) 1 if file contains PIC ("position-independent") code.

#### **5.1.2** The ELF Program header table

You can find out whether there's a program header table present from the <code>e\_phnum</code> field of the ELF header: it will be zero if there's no program header table. Be careful: the integer value is encoded according to the endianness of the ELF file and aligned according to the MIPS rules described above - either or both of those might not be directly compatible with the host you're using to read the file. But if present, the program header table starts at the file offset you can read as the <code>e\_phoff</code> field of the ELF header.

<sup>†</sup> This value is a new one and is subject to change until we get agreement from appropriate maintainers.

The program header is an array of Elf32\_External\_Phdr types, each defined like this:

```
typedef struct {
                       /* Identifies program segment type */
 unsigned char p_type[4];
 unsigned char p_offset[4];  /* Segment file offset */
 unsigned char p_vaddr[4];
unsigned char p_paddr[4];
                       /* Segment virtual address */
                       /* Segment physical address */
 unsigned char p_filesz[4];    /* Segment size in file */
 unsigned char p_align[4]; /* Segment alignment, file & memory */
} Elf32_External_Phdr;
typedef struct {
 unsigned char p_offset[8];    /* Segment file offset */
 unsigned char p_vaddr[8];  /* Segment virtual address */
                       /* Segment physical address */
 unsigned char p_paddr[8];
 unsigned char p_filesz[8];  /* Segment size in file */
 } Elf64_External_Phdr;
```

The simplest loadable ELF program can have just one program header entry.

The only fields with encoded values are p\_type, p\_flags and p\_align, and all are described here.

• p\_type: describes the use and nature of this segment:

p_type	Meaning
PT_NULL = 0	unused entry
PT_LOAD = 1	Loadable program segment
PT_DYNAMIC = 2	Information required to glue "dynamic libraries" to
	this program at run-time.
PT_INTERP = 3	Names the program which should be run to "interpret"
	this program. For dynamically-linked Linux
	applications this will generally be the dynamic loader
	/lib/ld-linux.so.
PT_NOTE = 4	Auxiliary information
PT_SHLIB = 5	Reserved, unspecified semantics
PT_PHDR = 6	Entry for the header table itself
PT_TLS = 7	A per-thread "thread local storage" segment.
PT_GNU_EH_FRAME	GNU tool standard section (frame unwind information)
PT_GNU_STACK	Stack flags
PT_GNU_RELRO	Section will be read-only after relocation
PT_MIPS_REGINFO = 0x70000000	obsolete
$PT_MIPS_RTPROC = 0x70000001$	obsolete
PT_MIPS_OPTIONS = 0x70000002	type for MIPS ".MIPS.options" sections. NUBI may use those for instruction set and other build variants if it turns out we can't use an ELF-generic section type such as "PT_NOTE".

• p\_flags: has three bit fields (any combination of these values is possible):

```
PF_X = 1 Segment is executable
PF_W = 2 Segment is writable
PF_R = 4 Segment is readable
```

• p\_align: defines the alignment required. It may be zero or 1 (indicating no alignment requirement, the segment may be loaded into memory anyhow), or a positive power of two: so a value of 16 implies that the base of this segment should end up in a memory address which is zero modulo 16.

#### 5.1.3 The ELF Section header table

The section header table is an array of Elf32\_External\_Shdr types, each defined like this:

```
typedef struct {
  unsigned char sh_name[4];
  unsigned char sh_type[4];
  unsigned char sh_flags[4];
  unsigned char sh_flags[4];
  unsigned char sh_addr[4];
  unsigned char sh_offset[4];
  unsigned char sh_offset[4];
  unsigned char sh_size[4];
  unsigned char sh_link[4];
  unsigned char sh_link[4];
  unsigned char sh_addralign[4];
  unsigned char sh_entsize[4];
  vunsigned char sh_entsize[4];
  vunsigned char sh_flags[8];
  vunsigned char sh_flags[8];
  vunsigned char sh_addr[8];
  vunsigned char sh_offset[8];
  vunsigned char sh_offset[8];
  vunsigned char sh_size[8];
  vunsigned char sh_info[4];
  vunsigned char sh_info[4];
  vunsigned char sh_addralign[8];
  vunsigned char sh_entsize[8];
  vunsigned char sh_entsize[
```

We'll look particularly at sh\_type and sh\_flags: everything else is simpler.

But first a general comment: an object code section has a type value, a section name, and flag bits as described below. In older MIPS ABIs it's often the case that any one out of the three suffices to tell you what the section is. Such redundancy has its costs, and we'll aim for NUBI to use only a small number of architecture-specific section types and flag bits.

For whatever reason, MIPS architecture programmers have invented more architecture-specific ELF section type values than all other architectures put together. We would like to rein this in...

• sh\_type: one of many section types, summarised in Table 5-3.

Table 5-3 Object code section types ("sh\_type" values)

sh_type	Meaning
SHT_NULL = 0	Unused slot in section header table
SHT_PROGBITS = 1	Program specific (private) data
SHT_SYMTAB = 2	Link editing symbol table
SHT_STRTAB = 3	A string table. Every relocatable file has at least one of
	these, with at least the names of the sections in it.
$SHT_RELA = 4$	Relocation entries with addends
$SHT\_HASH = 5$	A symbol hash table
$SHT_DYNAMIC = 6$	Information for dynamic linking
$SHT_NOTE = 7$	Information that marks file
SHT_NOBITS = 8	Section occupies no space in file (eg BSS definition)
$SHT_REL = 9$	Relocation entries without addends, nut used in NUBI
$SHT\_SHLIB = 10$	Reserved, unspecified semantics
$SHT_DYNSYM = 11$	Dynamic linking symbol table
$SHT_INIT_ARRAY = 14$	Array of pointers to _init/_fini functions to be called
SHT_FINI_ARRAY = 15	(respectively) immediately after load and just before
	exiting. Could be used to implement C++
	constructors/destructors, for example.
SHT_PREINIT_ARRAY = 16	Same as SHT_INIT_ARRAY functions, but these ones are
	called first.
$SHT\_GROUP = 17$	Section contains a section group
$SHT_SYMTAB_SHNDX = 18$	Indices for SHN_XINDEX entries.
$SHT\_GNU\_LIBLIST = 0x6fffffff7$	List of prelink dependencies
$SHT_GNU_verdef = 0x6ffffffd$	Information used to implement a version compatibility
$SHT\_GNU\_verneed = 0x6ffffffe$	system for shared libraries. The sections list (respectively)
$SHT_GNU_versym = 0x6fffffff$	versions defined/exported by this file, versions needed by
	file, and version tags for our symbols.
History (particularly SGI history) has left a	vast number of MIPS processor-specific section types. Most
	should follow that example. We're not yet sure which of these
are so obsolete that we need not even docum	nent them
SHT_MIPS_OPTIONS = 0x7000000d	SGI-defined field used in n32/n64 for carrying fields about
	build tools, build options, OS and hardware specialisation
	in this file.

SGI-defined field used in n32/n64 for carrying fields about build tools, build options, OS and hardware specialisation in this file.
NUBI may use it to identify the CPU instruction set features used in the program, if something more generic proves unsuitable. See Section 5.1.5 "Notes sections for compiler/instruction set options".
MIPS DWARF debugging section. Probably relates to SGI-unique DWARF extensions for 64-bit. Not required for NUBI.

sh\_flags is a bit-field, as shown in Table 5-4.

#### Table 5-4 Fields in the section header "sh\_flags" word

31	11	10	9	8	7	6	5	4	3	2	1	0
See	e Table 5-5	TLS	GROUP	OS_NONCONFORMING	LINK_ORDER	INFO_LINK	STRINGS	MERGE	×	EXECINSTR	ALLOC	WRITE

#### And in that field:

- TLS: (sh\_flags & SHF\_TLS) "thread-local storage", a section containing data to be replicated per-thread.
- GROUP: (sh\_flags & SHF\_GROUP) member of a section group.
- OS\_NONCONFORMING: (sh\_flags & SHF\_OS\_NONCONFORMING) OS-specific processing required.
- LINK\_ORDER: (sh\_flags & SHF\_LINK\_ORDER) preserve order of sections marked thus while linking.
- INFO\_LINK: (sh\_flags & SHF\_INFO\_LINK) indicates that sh\_info holds section header table index.
- STRINGS: (sh\_flags & SHF\_STRINGS) section is full of null-terminated strings.
- MERGE: (sh\_flags & SHF\_MERGE) a data section where identical values may be merged with those in other sections of the same name. Used to avoid duplicating common strings and constants.
- EXECINSTR: (sh\_flags & SHF\_EXECINSTR) contains executable machine instructions.
- ALLOC: (sh\_flags & SHF\_ALLOC) will occupy memory during execution.
- WRITE: (sh\_flags & SHF\_WRITE) will be marked writable for execution.

#### Table 5-5 Machine/OS-dependent fields in the section headder "sh\_flags" word

31	30	29	28	27	26	25	24	23	20	19	11	10	0
STRING	ADDR	MERGE	GPREL	NOSTRIP	LOCAL	NAMES	NODUPES	>	<	>	(	See	Table 5-4

- STRING: (sh\_flags & SHF\_MIPS\_STRING) -
- ADDR: (sh\_flags & SHF\_MIPS\_ADDR) -
- MERGE: (sh\_flags & SHF\_MIPS\_MERGE) -
- GPREL: (sh\_flags & SHF\_MIPS\_GPREL) contains data items which will be in the "global data area" (and accessed at an offset from the gp register). See Chapter 4 "Programs in memory".
- NOSTRIP: (sh\_flags & SHF\_MIPS\_NOSTRIP) may not be discarded by strip utility (which aims to minimise the size of an object file while maintaining its usefulness).
- LOCAL: (sh\_flags & SHF\_MIPS\_LOCAL) thread-local (now probably obsoleted by TLS, see above).
- NAMES: (sh\_flags & SHF\_MIPS\_NAMES) "linker should generate implicit weak names for this section."
- NODUPES: (sh flags & SHF MIPS NODUPES) not used in NUBI.

#### Then the other non-obvious fields in a section header entry are

- sh\_name: is an index into the "string table" section which locates a name for this section. To avoid a circular dependency, the string table can be reached without a name lookup: it's entry number e\_shstrndx in the section header table.
- sh\_link: is used as a section header index for another section, for entry types which require that.
- sh\_info: used by specific types as required.
- sh\_entsize: if the section holds a table of objects defined by structure types, this is the size of each entry.

# Section names used in NUBI

ELF in general (and NUBI in particular) allows for arbitrarily-named sections. But some named sections will be important to particular tools, some are commonplace and worth a couple of lines explaining, and some are simply worth avoiding because of their historical connotations.

For now, Table 5-6 is a comprehensive list of all MIPS section names which have been used in o32, n32 and n64.

Table 5-6 Section names used in MIPS ABIs

Name	Туре	Default Flags
bss	SHT_NOBITS	SHF_ALLOC + SHF_WRITE
comment	SHT_PROGBITS	none (by default)
data	SHT_PROGBITS	SHF_ALLOC + SHF_WRITE
dynamic	SHT_DYNAMIC	SHF_ALLOC
dynstr	SHT_STRTAB	SHF_ALLOC
dynsym	SHT_DYNSYM	SHF_ALLOC
fini	SHT_PROGBITS	SHF_ALLOC + SHF_EXECINSTR
.got	SHT_PROGBITS	SHF_ALLOC + SHF_WRITE + SHF_MIPS_GPREL
hash	SHT_HASH	SHF_ALLOC
init	SHT_PROGBITS	SHF_ALLOC + SHF_EXECINSTR
interp	SHT_PROGBITS	SHF_ALLOC
line	SHT_PROGBITS	SHF_ALLOC
note	SHT_NOTE	none (by default)
relname	SHT_REL	none (by default), see [ABI32]
relaname	SHT_RELA	none (by default), see [ABI32]
rodata	SHT_PROGBITS	SHF_ALLOC
strtab	SHT_STRTAB	none
symtab	SHT_SYMTAB	none
text	SHT_PROGBITS	SHF_ALLOC + SHF_EXECINSTR
MIPS.compact_rel	SHT_MIPS_COMPACT	none
conflict	SHT_MIPS_CONFLICT	SHF_ALLOC
MIPS.contentname	SHT_MIPS_CONTENT	SHF_ALLOC+ SHF_MIPS_NOSTRIP
dynamic	SHT_DYNAMIC	SHF_ALLOC
MIPS.eventsname	SHT_MIPS_EVENTS	SHF_ALLOC+SHF_MIPS_NOSTRIP
gptabname	SHT_MIPS_GPTAB	none
MIPS.interfaces	SHT_MIPS_IFACE	SHF_ALLOC+SHF_MIPS_NOSTRIP
MIPS.lbss	SHT_NOBITS	CHE ALLOC - CHE WRITE
.MIPS.ldata	SHT_PROGBITS	SHF_ALLOC + SHF_WRITE
liblist	SHT_MIPS_LIBLIST	SHF_ALLOC
lit4	SHT_PROGBITS	SHF_ALLOC + SHF_MIPS_GPREL
.lit8	SHT_PROGBITS	SHF_ALLOC + SHF_MIPS_GPREL
MIPS.lit16	SHT_PROGBITS	SHF_ALLOC + SHF_MIPS_GPREL
MIPS.options	SHT_MIPS_OPTIONS	SHF_ALLOC+SHF_MIPS_NOSTRIP
msym	SHT_MIPS_MSYM	SHF_ALLOC
rel.dyn	SHT_REL	SHF_ALLOC
reldname	SHT_RELA	SHF_ALLOC
sbss	SHT_NOBITS	SHF_ALLOC + SHF_MIPS_GPREL + SHF_WRITE
.sdata	SHT_PROGBITS	SHF_ALLOC + SHF_MIPS_GPREL + SHF_WRITE
.srdata	SHT_PROGBITS	SHF_ALLOC + SHF_MIPS_GPREL
.MIPS.symlib	SHT_MIPS_SYMBOL_LIB	SHF_ALLOC
.MIPS.translate	SHT_PROGBITS	SHF_MIPS_NOSTRIP + SHF_ALLOC (non-shared o

7E 1 1		G 4.		•	A STED	ATAT
Inhia	<b>5</b> _6	Saction	names used	ın	MIPS	ARIC
Ianc	J-W	DECHUII	Hailles useu		141111	AD15

Name	Туре	Default Flags				
debug_abbrev	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_aranges	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_frame	SHT_MIPS_DWARF	SHF_MIPS_NOSTRIP (generic DWARF section)				
debug_funcnames	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_info	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_line	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_loc	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_pubnames	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_str	SHT_MIPS_DWARF	none (generic DWARF section)				
debug_typenames	SHT_MIPS_DWARF	none (MIPS DWARF section)				
debug_varnames	SHT_MIPS_DWARF	none (MIPS DWARF section)				
debug_weaknames	SHT_MIPS_DWARF	none (MIPS DWARF section)				

### **5.1.4** Relocations and relocation types

Linkers coalesce object code sections into larger units, eventually producing a loadable program. The main transformation performed by linkers and loaders on ultimately-loadable data is in adjusting data fields representing addresses of symbols to match the address of the symbol in the final program.

A relocation section is an array of relocation operation structures of type <code>Elf32\_External\_Rela</code>, and looks like this:

A relocation section may contain multiple relocations, but all for one particular code/data section.

The r\_info field packs together an index into the symbol table and a relocation type (an opcode, effectively). For NUBI64 both index and relocation type are 32-bit integers; for NUBI32 the index is a 24-bit integer and the type an 8-bit integer. In either case the index occupies the high-numbered bits of the implied integer (so the order of index and type as seen in memory addresses is endianness-dependent)<sup>16</sup>.

All MIPS relocation entries have an "addend" - a supplementary integer argument - whether it's used or not 17.

There are many different relocation types because the address in the section which wants to be fixed up might appear as a simple aligned pointer; but it might also be a field inside an instruction. Worse, with a RISC instruction set like MIPS, such an address may be effectively split into two parts: half loaded into a register and another half encoded as the "offset" part of a load/store instruction, for example. So each relocation type is associated with both a bitfield in the 32-bit chunk selected by  $r_offset$ , and a particular sort of calculation to be applied to it.

<sup>&</sup>lt;sup>16</sup> Some of you may remember the n64 relocation record, which could define up to *three* relocation types, implying that up to three operations should be carried out in turn.

<sup>&</sup>lt;sup>17</sup> ELF permits the use of a variant relocation entry with the addend omitted. NUBI does not use such entries.

Table 5-7 does not currently describe fixup operations, and will. It is also not yet comprehensive enough.

Table 5-7 Relocation types used for NUBI

Relocation	Bit-	Operation	Description and typical use	
type ID	field	<u> </u>		
R_MIPS_16	15:0		For an "immediate" form instruction, emitted by the <b>%half()</b> GAS operator.	
R_MIPS_32	31:0		Initialises 32-bit pointers.  R_MIPS_REL32 variant is used for the dynamic symbol table.	
R_MIPS_26	25:0	(addend >> 2);	Target address for j and jal.	
R_MIPS_HI16	15:0	(addend>>16) & 0xffff;	Half an address being fixed up into an <b>lui</b> instruction for a full address load.	
R_MIPS_LO16	15:0		The low half of address loads, patching either a <b>addui</b> or the address-offset part of a load/store instruction. Functionally identical to R_MIPS_16.	
R_MIPS_GPREL16	15:0		used for GP-relative load/stores targetting data from one of the "small" non-PIC program data sections.  R_MIPS_LITERAL is the same, but used when the target is in one of the .lit sections used to hold constants.	
R_MIPS_GOT16	15:0		Used to access the GOT in PIC code.	
R_MIPS_PC16	15:0		PC-relative fixup for branch instructions. May be unused, since it's only needed when a branch instruction can reference an external entry point.	
R_MIPS_CALL16	15:0		like R_MIPS_GOT16 (though pairing with R_MIPS_LO16 is not permitted), except used for function calls to permit lazy binding (initially the GOT entry referred to contains an address of a stub).	
R_MIPS_GPREL32	31:0		Generates a 32-bit offset from GP to a data value. May be used with giant GOT tables.	
R_MIPS_SHIFT5	10:6		unused.	
R_MIPS_SHIFT6	10:5		unused.	
R_MIPS_64	63:0		Used for 64-bit pointers.	
R_MIPS_GOT_DISP	15:0		Sets the displacement field of a GP-relative load instruction in PIC which fetches a pointer from the GOT.	
R_MIPS_GOT_PAGE	15:0		used to access the GOT in PIC code, typically with <b>lui</b> . Absolute, 16-bit, bits	

### **5.1.5** Notes sections for compiler/instruction set options

We propose to introduce some "note" sections<sup>18</sup> which will remember some of the characteristics of the code (as known to the compiler, presumably).

We have two uses for this:

- To mark the use of optional instruction set extensions ("ASE"s).
  - There are a number of mainstream MIPS instruction sets (each offering backward compatibility to its predecessors), but the use of those is recorded through the <code>E\_MIPS\_ARCH</code> field of the ELF header <code>e\_flags</code> word, as described in the notes to Figure 5-2 above.
  - But a MIPS instruction set may also be extended (more or less orthogonally) with one or more "ASE"s (for "Application-Specific instruction set Extensions"). We propose that these be recorded in these notes sections: more on this below.
- To mark the use of pervasive and likely-to-be-incompatible compile options, such as the <code>-msoft-float</code> flag to the compiler. These will be stored as a string; any GNU compiler option which may lead to compatibility problems (and is not selecting an instruction set or ASE) should be stored as the string "gcc-<option>" so soft-float should be marked by the string "gcc-msoft-float".

#### MIPS ASEs to be recorded in object files

These are the main extensions requiring support at present:

- *Floating point extension*: adds all the user-level MIPS III 64-bit floating point operations. When combined with MIPS64 or MIPS32 Release 2, this includes all the floating point instructions defined in those specifications.
- *Paired-single floating point*: the intersection of the capabilities of the MIPS Technologies 20Kf core and the instructions defined by MIPS V.
- *MIPS-3D*: a small further extension to the paired-single instruction set promulgated by MIPS Technologies. For the purposes of NUBI, this also adds any MIPS64 paired-single operations which are not in MIPS V.
- *MIPS16e*: the compressed 16-bit opcode choice. To be precise, this is the MIPS16e ASE defined by MIPS Technologies, which was a superset of original MIPS16. As far as we are aware, there are no CPUs which combine our base instruction set with the original, subset, MIPS16.
- *SmartMIPS*: a small instruction set extension for low-end encryption.
- MIPS DSP ASE: the recently-announced MIPS technologies extension.
- *MDMX*: a "media-orientated" instruction set running from floating point registers. MDMX was defined many years ago, and is extant in two forms: a subset added to MIPS IV for the NEC/Sandcraft Vr54xx, and MIPS Technologies' specification for an ASE relative to MIPS64, as implemented by Broadcom/Sibyte.

There are already other instruction set extensions defined and in use: but an extension like multi-threading is currently effectively a kernel-only one<sup>19</sup>. These will multiply in future, so we propose to reserve a total of 16 possible ASE locations, which leaves nine spare positions for future ASEs.

Each of these will be marked by a separate value; 0 for no support, and then increasing numbers for any extension to the ASE. If any ASE evolves into a non-backward-compatible form, it should be recorded as if a novel ASE. That gives us:

<sup>&</sup>lt;sup>18</sup> If this turns out to conflict with some other use of note sections, we could fall back to SGI's MIPS-specific "options" sections.

<sup>&</sup>lt;sup>19</sup> That's not necessarily true in the long run. MIPS MT defines user-level instructions which can be used - in theory - to create threads without OS intervention. When (and if) there's an OS which exploits that, NUBI would need an additional ASE identifier.

Table 5-8 ASE numbers and values for NUBI notes sections

	ASE no/ASE	Rev	On top of	Comments
		1	MIPS II/III	As defined for MIPS III
0	Floating point instructions	2	MIPS64R1	As defined for MIPS64
		3	MIPS32R2/MIPS64R2	
1	MIPS16e	1	MIPS32/MIPS64	
2	Paired-single floating point	1	MIPS IV	"MIPS V"
		2	MIPS64	See MIPS64 manual
3	MIPS-3D	1	MIPS64/MIPS32R2	
4	SmartMIPS	1	MIPS32	
5	MIPS DSP	1	MIPS32R2/MIPS64R2	
6	MDMX	1	MIPS III	As implemented in NEC
				Vr54xx
		2	MIPS64/MIPS32R2	As defined by MIPS
				Technologies

#### Interpreting instruction set revisions and extensions

- Compilers: should offer flags to control the generation of code which select one of the revisions and one or more of the ASEs. Only the most inappropriate combinations should elicit error messages (eg MIPS-3D without floating point).
  - However, the compilation system should only generate object code markers for instruction sets which are actually used. If command line options to the compiler say "MIPS32R2" but only original MIPS32 instructions are produced, then the object code should report what is present, not what was requested.
- Assemblers: should do what they're told, assembling any non-ambiguous instruction regardless of its instruction set provenance. Assemblers must know about the instruction set groups in order that they can generate the appropriate object sections describing the instruction set revision and the set of extensions exploited. Assemblers may provide command line options which explicitly outlaw certain revisions and extensions: only when provided with such options should they flag an instruction from some outlawed extension/revision as an error.
- *Linkers*: should quietly join up programs, maintaining the revision information at the high-water mark of constituent modules and keeping a superset list of extensions.
- *Operating systems*: an OS should query its own CPU and establish its willingness to handle various revisions and extensions (these may exceed the raw ability of the CPU if the OS is prepared to emulate instructions). This information should be available through some mechanism to user-level programs<sup>20</sup>

The Linux library system already has - on some architectures - machinery which can be used to select one of a number of possible CPU-dependent sublibraries, to make sure you have optimally-tuned versions of critical low-level functions.

The loader may refuse to run programs which exceed the capability of the CPU/OS.

Implementors wanting to maximise take-up of applications exploiting extensions or up-to-the-minute revisions should consider wrapping up that use in shared libraries provided in several versions, so that the loader of an appropriately-capable CPU can select the best version of the library.

 $<sup>^{20}</sup>$  In the case of Linux, probably through the "auxiliary environment" passed to main () through the system loader.

The rest of this chapter will motivate and clarify the object code entities defined in the header files.

### Design principles for NUBI's ELF object standards

- *Major Options*: NUBI has big- and little-endian variants for 32- and 64-bit CPUs, and in two data-size variants for 64-bits. The big- and little-endian versions will be noted by different values in the ELF header ei\_data field<sup>21</sup>. NUBI32 and NUBI64 (which we hope may prove somewhat interlinkable) should share an EM value.
- *Software options*: NUBI programs have some build options which are so pervasive that they are appropriately recorded in object code flags. These will include:

Soft float

C floating point data types are stored and manipulated in regular integer registers, and floating point calculations are done using "built-in" library functions.

It would be eminently reasonable to encode "position-independent code" and "uses small data region" in the same way; but those options may already be reliably deduced from other information in the object file.

• Instruction set variants: will not continue to be recorded in the ELF header flags in the same way.

In the past options such as MDMX, MIPS-3D, paired-single instructions, MIPS32 release 2, MIPS DSP or MIPS MT (the list is incomplete) have been represented by flags. However, there isn't room to encode all such variants, such an encoding will always be unstable and unreliable, and there's no universally desirable action for either build tools or OS loaders to take in the event of a mismatch.

In particular a linker should not refuse to link NUBI object files on the grounds of incompatibility, unless the incompatibility affects the operation of the linker itself. Lesser incompatibilities should produce at most an error which can be overridden with a suitable linker command line flag.

We will encode the instruction set evolution level in an ELF header field (there are enough values spare for this purpose), but the program's use of instruction set extensions ("ASE"s) will be summarised in an ".options" section.

Run-time systems for NUBI programs may compare the instruction set usage with the known capability of the system and act accordingly. Loaders should never refuse to run a program unless they are quite sure that it won't run on this particular system: for example, if an OS gives the loader no access to the capabilities of the CPU, the loader should run the program (and it may break with an exception if it uses an unsupported instruction).

Such an approach also provides a good example for customers adding home-made new instructions using CorExtend or coprocessor 2. The options section format should be readily extensible.

• Link-time code fixups: it's probably impossible to make TLS efficient without providing the linker with the power to simplify heavyweight linkages where they turn out to be unnecessary. So we should bow to the inevitable. But that means we can exploit the same kind of trick to simplify calls and references via the GOT, when we can tell at link time that the call/reference will be within the link unit.

Such fixups are only attempted when they can be achieved without growing the code and only when the linker sees "standard form" sequences.

Perhaps NUBI64W should have a distinct value.

<sup>&</sup>lt;sup>21</sup> Thanks to Felix Burton of WRS, who pointed out that this should suffice, and we don't need two different EM\_ values for endianness.

## Debug conventions

A debugger program (for NUBI purposes) wants to be able to display the state of a program-under-debug at a source-code level, working from a copy of the source code, object files, and access to the memory space of the program.

### A note on DWARF Debug information in the object files

Special object code sections are devoted to debug information (which is frequently optional because it makes the object files bigger and provides information useful for reverse-engineering). You may need to rebuild a program with appropriate debug flags.

The governing standard used by NUBI is DWARF2 (as its name suggests to those who've seen or read "The Lord of the Rings", DWARF and ELF are distinct and independent standards which one hopes will fight together, rather than fight each other). DWARF defines the contents of debug sections in the object file which are otherwise uninterpretable binary goop.

DWARF2 suffers from the problem that the standardisation process ran into the sand without producing a definitive specification. A reasonable draft to use is [DWARF2]. DWARF2 is machine- and ABI-independent, so we will not describe it further here.

Our reference implementation will be the DWARF support code in the "BFD" library which underlies all the GNU tools which read or write DWARF2. Any non-GNU implementation should be cross-tested against BFD.

### 6.1 Stack frame and code conventions for debugger navigation

So long as a compiler generates code conforming to the data organisation and calling convention standards of NUBI laid down in previous chapters, it will link with other programs and interwork. When you try to debug it, though, you will be interested in some information which is not yet tied down: in particular, a debugger likes to look back up the stack, interpreting what it sees as a call nesting and using saved data to reconstruct data values seen by calling functions (even that data which resided in registers, and has since been saved by some called function).


In principle, DWARF debug records will record where everything went. But such arbitrary freedom is not particularly valuable, complex debugger information is fragile and likely to go wrong, and such a system breaks down completely for assembler modules. It's more robust to define conventions for how stack frames are laid out, at least to the extent that these conventions are harmless to the efficiency of compiled code.


You can see some of those conventions in Figure 3-1 "Stack layout in NUBI".

## Linux position-independent code

Linux applications are built using library code which can be shared between multiple processes (running the same or different programs).

A Linux process running an application is reasonably called a *program*, see Figure 7-1.





The program consists of multiple quasi-independent *link units*<sup>22</sup>. Each link unit is loaded into a number of chunks of memory ("segments"), many of which have initial data provided by chunks of the link unit object file ("sections"). But some chunks of memory - notably, that which holds the stack - are created by the loader.

NUBI must allow program text to be shared with any other active program which incorporates one of the same link units. That other program may have a quite different memory map; so the memory image of NUBI code itself must not depend on any position-dependent alteration of the code by the loader. All code and data references must go on working regardless of where the link unit's segments end up in memory.

However, the link unit's segments are brought into memory together, and the relative addresses ("offsets") of data and instruction points are preserved.

When different link units share variables or function entry points, those have to be computed by the running program. That's where the GOT ("global offset table") comes in.

Each link unit has a GOT which occupies its own segment. The GOT contains an entry for each external symbol referred to by any part of the link unit's code. In the simplest case, the GOT entry has the symbol's address, as

<sup>&</sup>lt;sup>22</sup> There's no consensus on what to call one of the individual binaries making up a dynamically linked program. What we've called a "link unit" has been called a "dynamic shared object" ("DSO"), an "object", or a "module". But such a thing is quite distinct from a C++ "object"; and the word "module" is already used to mean what is built in one go by the compiler. So in this document I'm going to use the phrase "link unit" to remind you that such a binary is the final thing produced at link time.

known and fixed up by the dynamic linker (who knows every link unit's symbol table).

It's up to the ABI to determine the format of a GOT entry and the various supported linker computations (the "relocation type") needed to convert the file-stored version to a usable memory image.

## 7.1 How link units get into a program

There are three ways:

- Brought in when the program is loaded: the base program binary (the "executable") has a record which can list off other link units which are to be built in from the start.
- Loaded on first reference to subroutine: GOT entries corresponding to function calls to not-yet-loaded link units can be initialised so that the first call indirects to a function in the dynamic linker a function whose job is to load the missing link unit, fix up the GOT and then return control (carefully) to the newly loaded link unit's function.
  - Note that there is currently no corresponding trick which allows a link unit to be loaded on demand as a result of a data reference.
- Loaded explicitly: as a result of a call to dlopen(). It's worth noting that a dynamically-opened link unit really does behave pretty much exactly like one marked as necessary at link time.
  - However, in the event that the same symbol is referenced by different link units<sup>23</sup> it is significant which link unit gets loaded first.

## 7.2 Global Offset Table ("GOT") organisation

The GOT is an automatically-generated data structure - there is at least one for each link unit, though it's perfectly legal for there to be more than one<sup>24</sup>. Each function knows its own GOT.

Each entry in the GOT is an absolute pointer to a data item<sup>25</sup> or function entry point which is defined (implicitly or explicitly) as external by any function in the link unit which uses this particular GOT. GOT entries depend on the layout of link units within the program's address space, so must be computed by the dynamic loader as link units are loaded.

Because the binary image of the code (and read-only data) of a link unit is really shared in an OS like Linux, we can't do any address-map-dependent fixups on the code when loading it. The GOT, though, is synthesised for each program, and the pointers in it are different for each map which uses the shared link unit.

GOT accesses are frequent and could be lengthy, so in PIC code the compiler/linker synthesise code which keeps the gp register pointing to each function's GOT. That's slightly complicated, because the GOT (together with the rest of the link unit) may be located anywhere in program virtual memory.

Code which is using a GOT entry to access data in a different link unit knows *only* the offset in the GOT where it should find the pointer: those offsets are finally resolved when the link unit is linked together, but the pointer stored in the GOT is not fixed until the other link unit is loaded at program load time. So the compiler must generate code which does a double-indirect, loading a pointer to the external data:

<sup>&</sup>lt;sup>23</sup> Sometimes this might just be an error causing the load to fail, but some symbols are specifically marked as permitting multiple definitions ("first definition loaded wins"), with some safety restrictions.

<sup>&</sup>lt;sup>24</sup> The use of multiple GOTs is the preferred way to deal with large link units which overflow the 128KB GOT size (if the GOT grows bigger than this, compilers and assemblers have to generate longer code sequences to retrieve pointers from the GOT).

<sup>&</sup>lt;sup>25</sup> A GOT entry referencing local data can in fact be shared between different local data items so long as their relative locations will be fixed at link-time, and the compiler knows that. This can help avoid overrunning GOT tables and is a recommended optimisation.

It's helpful for a remote function to know it's been called by address, since then there is a register which already contains the address of the function (which makes it easier for the function to find its own GOT). This motivates standardising on one of the temporary registers as the PIC-function call register pf. A function prologue invoked through the GOT using the pf register can compute GP in a single step<sup>26</sup>:

```
entrypoint:
    addu gp, pf, GOT - entrypoint
```

### 7.2.1 Weak symbols and PIC

What do we need to say about how weak symbols work?

### 7.2.2 The GOT and demand-loading

You could build a shared-library system where the loader pre-assigns space for all required link units and builds all the various GOTs as part of loading a program, before starting to run it.

There's a reason why you don't do that, and a reason why it's not much extra work to avoid it.

So what's wrong with linking everything at program load time? Well, building all the GOTs and chasing all the libraries for a large application can be a big overhead. This makes program start-up slower (and users hate that). There are also often going to be a lot of rarely-used functions in programs, which may be implemented in libraries which need almost never be loaded.

So it's appealing to load a program with most of its shared libraries "missing". It's easy to catch function calls to not-yet-loaded libraries: the dynamic loader (which is itself another shared object) simply points GOT entries at a dummy entry point in the loader itself, where code resides to load the missing object and retry the first access.

No such trick works for data. If a main program and shared library have data in common, then the loader has to set up the GOTs to implement that linkage at load time.

This sounds like extra work: but it turns out there's a reason why programs will grow extra shared objects well after load time. Linux offers a <code>dlopen()</code> call which allows a program to bind in a specific named shared library, after which <code>dlsym()</code> returns a pointer to a named thing in the library, now available in your address space. Such "computed" library loads are valuable tools for making programs which accommmodate themselves to their environment in various ways.

The whole <code>dlopen()</code> thing has distinct semantics from the shared libraries automagically acquired from your build process. And the shared-library system is overengineered for it - a <code>dlopen()</code> library doesn't need the GOT at all. But it's near enough the same thing that it isn't worth building two distinct mechanisms.

<sup>&</sup>lt;sup>26</sup> It's probably not a single step: the assembler will often need an extra instruction or two to generate a load with a large offset.

## 7.3 Conventions to help optimise position-independent code

In the simplest case, every call or static data reference in a PIC program goes through the GOT.

Such references are clearly somewhat expensive, in terms of extra instructions to run. But they turn out to be worse than that. The GOT references pollute the D-cache, increasing miss rate; few CPUs can follow pointer chains at full speed; and - worst of all - the <code>jalr</code> instruction which is used for all via-the-GOT calls defeats the "branch prediction" logic in all known MIPS CPUs, which probably costs rather more time than the whole visible calling sequence.

So we'd like to do as many calls and references as is possible without the GOT overhead.

Function calls within the link unit need only a PC-relative call instruction, particularly if the caller and the target function share the same GOT pointer. MIPS has a PC-relative call instruction in **bal**, though its limited range (±128KB of program) means that there are many link units which are too big for it to be used universally.

Data references within the link unit would apparently need a PC-relative load, but could use link-time-known offsets from the GOT pointer itself. Further, data references within a module can potentially benefit from compile-time-known relationships between different locally-defined data items<sup>27</sup>, which would allow a program to use the GOT less often.

In both cases the compiler is too early to apply any optimisation robustly. So for better PIC code we need to empower the linker to perform some transformations on the whole link unit. We will only consider transformations which keep the size of the code constant.

## Optimising intra-link-unit data references and calls

Data known to be defined<sup>28</sup> in this link unit must be at a link-time-known offset from the module's GOT pointer in qp. So we can optimise:

That's got one extra instruction, but will run faster on any plausible CPU. The trouble is that if we want to allow for such a transformation, we need to leave the space on all loads.

### **Optimising calls**

The same trick is of some value on intra-link-unit calls, but it doesn't affect the biggest inefficiency, that of using a call-by-register which defeats most branch predictors, causing a pipeline stall. Where possible the linker should transform an intra-link-unit call into a jal instruction, which is predictable.

The other avoidable overhead is recomputing the GOT. When you make a call from the same link unit, the GOT value will often be unchanged. To fix this, functions will have to have two entry points: the first is for where gp needs to be recomputed, the auxiliary entry point is where that is not necessary.

<sup>&</sup>lt;sup>27</sup> MIPS Technologies have such a feature in GCC and are working to port it to GCC4: it's particularly valuable for MIPS16 code.

<sup>&</sup>lt;sup>28</sup> Some data items (with a "weak" local definitions) may have only a provisional binding to a data item in the link unit, and can't be optimised.

# Signals, signal frames and the "sigcontext" structure.

struct sigcontext is a machine-dependent data structure which in the Linux OS is accessed both by the OS and application programs (albeit only rather specialised applications: debuggers, profilers, and interpreters using binary code). Most such interactions are mediated by the C runtime library, to decouple application and kernel evolution: but that's not done in this case.

One could - with some justification - argue that evolving sigcontext is a kernel/application interaction, and beyond the scope of some ABI documents. However, the MIPS sigcontext associated with the o32/n32/n64 specifications has become very untidy, and is not extensible to support application use of MIPS Technologies' DSP ASE (which adds three double-size "accumulator" registers and a word-size control register). But the MIPS architecture now also permits the user-level use of up to 128 "co-processor 2" registers and the "CorXtend<sup>TM</sup>" feature makes it fairly easy to add new computational instructions.

A change to sigcontext is like a change of ABI in the pragmatic sense that it requires a number of dependent applications to be rebuilt. So it seems virtuous to do both at once.

For the purposes of this section you don't need to know a whole lot about signals. A signal is an event raised by calling an in-kernel routine, which affects a user-level process. Signals are distinguished by a signum: only a small number of values are typically available. Processes may elect to "handle" a signal: to do that you call the signal() library function, which takes the address of a function within the process, which will be magically called whenever the associated signal is raised.

If a process doesn't handle a signal, the event may be ignored or it may terminate the process: which happens depends on a complicated mixture of folklore and configuration which we won't go into.

But when a signal is handled, normal process execution is suspended while the nominated function is called: a signal is like a user-level interrupt.

Like interrupts, signals can be nested: there's nothing which privileges a signal handler and thereby prevents another signal being delivered, causing another signal to be taken. Only the signal currently being handled is blocked until the handler returns.

During the signal handler's execution, the process is just executing in user space. When the signal handler returns, it returns to a fragment of code called a *signal trampoline*<sup>29</sup>. The trampoline ends up calling the very OS-dependent signeturn() system call. The important message here is that the OS kernel keeps relatively little state information about a signal handler: it doesn't care, for example, whether it ever returns.


So that raises a question: prior to the signal, the process was cheerfully running in user space. Signals are raised in the kernel, so at the point a signal is raised the target process is typically stopped as a result of some hardware interrupt or other, with all its low-level machine state saved on the process' kernel stack. But once the kernel has invoked the signal handler, the process will be running in user space and the kernel stack will be empty. Someone has to keep a copy of the low-level machine state of the original interrupted user code: so it's kept on the process' user stack, in the form of a struct sigcontext. Because it contains all the general purpose register (for example), this structure is architecture-dependent.

If the signal frame was just a magic cookie maintained by the kernel with some help from the C library, it would not need description here. But signals are fabulously useful for debuggers, just-in-time translators, profilers and other pieces of application code which do wonderful things by seeing their own process' code as data. Such programs need to navigate the signal frame.

 $<sup>^{29}</sup>$  In current MIPS and other-architecture practice, the trampoline is often created by the signal() code by synthesising machine instructions onto the stack, but this is now avoidable and it's probably good to avoid it.

### 8.1 NUBI signal data structure

Figure 8-1 Signal frame (sigcontext) elements for a MIPS/NUBI program



#### Notes:

- *No executable code on stack*: the "signal trampoline" code which is invoked when the signal handler returns will be hard-wired into a library the common approach of synthesising it onto the stack is now avoidable.
- *Self-documenting*: the size of the ASE register file areas, and the size of the whole sigframe structure, will be written into the signal frame and used by intelligent signal frame navigators.
- *Saved kernel sigmask*: will be located just above the fixed-size section of the structure, so that it can be (as is common) extensible.
- Saving registers: The GP registers \$0-31, DSP registers \$ac0-3 (each a hi/lo pair) and dspcontrol will be awarded fixed places in the structure.

Allowing for all possible registers from other existing ASEs (beginning with the FPU extension) will make for a very large structure, while not future-proofing us against the large register sets which seem quite likely to accompany evolved SIMD instruction sets. So we propose that - starting with the floating point registers of the FPU extension - ASE registers should be moved out of the main structure. Those ASE registers which are saved by the kernel will be saved higher up the stack, and referenced through a pointer in sigcontext.

## Thread-local storage

Multi-threaded code is interesting. A POSIX standard sets out the ABI by which you can create and manage threads, and the Linux NPTL system is an implementation of the standard. On the face of it, the POSIX threads environment is one in which threads are anonymous: they run, they are often seen as interchangeable, but they have little of their own identity.

NPTL uses kernel threads, in the sense that every POSIX thread is a kernel thread; but much of the system is built in the libraries. For the NPTL code in the libraries which implements the POSIX standard, anonymity is a pain: the system needs to attach data to each thread.

It seems probable that real threaded applications will often want to keep per-thread data. This feature has been defined as a C-level concept of "thread-local storage" or TLS: define data with the appropriate attribute, and each thread will get and address its own unique copy of that data.

NUBI reserves a general purpose register as a thread pointer, tp: the compiler generates TLS data sections which the NPTL system replicates as required for each new thread, then sets the pointer in such a way that compiled code gets the right data. The NPTL library functions figure out the value for tp for a new thread based on some notion of thread identity acquired from the kernel: from then on the value persists, since no other software is permitted to write tp.

Work in progress here to learn from other architectures and o32 NTPL implementation.

## **Appendix A: References**

#### [DWARF2]:

"DWARF Debugging Information Format", UNIX International Programming Languages SIG. Revision: Version 2, Draft 6 (April 12, 1993). Available from:

http://www.unix.org/reference/dwarf.2.06.pdf.

#### [SVR4]:

The "System V Application Binary Interface" Edition 4.1, written by AT&T and the Santa Cruz Operation Inc. Available from http://www.caldera.com/developers/devspecs/gabi41.pdf.

#### [SVR4\_MIPS]:

System V Application Binary Interface - MIPS RISC Supplement, 3rd edition. Available from: http://www.caldera.com/developers/devspecs/mipsabi.pdf.

### [SGI\_ELF64]:

"64-bit ELF Object File Specification" Draft Version 2.5, from Silicon Graphics at:

http://techpubs.sgi.com/library/manuals/4000/007-4658-001/pdf/007-4658-001.pdf.

### [SGI\_N32]:

"MIPSpro N32 ABI Handbook", at

 $\label{lineary/manuals/2000/007-2816-005/pdf/007-2816-005.pdf} from \ Silicon \ Graphics.$ 

#### [SMR]:

"See MIPS Run", Dominic Sweetman 1999, published by Morgan Kaufmann, ISBN 1-55860-410-3.

## **Appendix B: Evolving NUBI**

### **Guidelines for early implementors**

We will make our best efforts to create an unambiguous definition of a sensible family of ABIs. But as in all intellectual constructs of any complexity, we shall not entirely succeed.

MIPS Technologies will put resources in to ensure that our GNU toolkit and Linux work is upfront using NUBI as we go along. We hope that we'll trip over a fair proportion of any problems ourselves, and save anyone else from being involved.

But again, this is unlikely to be perfect. Early adopters - and we hope some of you will be in there early - will not only find bugs, but may suffer from the specification tweaks to work around the ambiguities and bugs everyone else finds.

## **Compatibility testing**

We need to set up some kind of interworking sandbox, where different evolving tools can be tested against each other. To be filled in later.

## **Appendix C: 64-/32-bit interworking tricks**

This appendix shows (in what is currently a rather hand-waving manner) how 32- and 64-bit variants of NUBI might intercall.

## 32-/64-bit calling gasket

A 32-bit program using NUBI can directly call a function in a 64-bit program using NUBI64, provided there are no 64-bit integer arguments or return values involved.

A 64-bit program function can't ever call into a 32-bit program directly, because its "saved" registers would likely be corrupted. Instead it must use a gasket which allocates stack space for all the saved registers (and the return address) and arranges for them to be restored on return - a fairly expensive operation.

Where the intercalling function has a 64-bit integer argument or return value, something more magic has to happen:

- 32-bit calling 64-bit: from the 32-bit side a long long argument will have been passed with a pointer, so needs to be dereferenced in place pretty straightforward.
  - A long long return value will have been anticipated by providing a pointer to a location to be filled. The gasket will need to copy the 64-bit data returned in the return register a0 into the appropriate location. I think that's really it...
- 64-bit calling 32-bit: a long long argument will be in a register; the gasket will have to create a stack location, copy the data to that place, and replace the register value with a pointer to the stack slot.
  - A long long return value will be returned to a pointer supplied by the gasket; again, the gasket will need to create a stack location and provide its address as an additional argument before calling the 32-bit function. On return that data must be copied into a register before return to the 64-bit universe.

Argument conversions - of themselves - leave nothing behind which has to be cleaned up when the function returns. But in general 64-bit routines calling 32-bit code will need to save and restore s-registers across the 32-bit function call (32-bit code will only preserve the low half of those registers).

### **Building gaskets**

You can get the linker to emit the gasket code, but it's quite complicated and means passing lots of mysterious data to the linker.

It's probably easier to recycle a trick used for the MIPS16 code generator; the compiler which builds code always constructs a gasket for the other-width, but puts it in a separate section which is ignored for simple builds. The compiler is in a better situation to know what needs to be adjusted or saved.

# **Appendix D: Revision History**

Revision	Date	Description
0.01	29th November 2004	Circulated for discussion among interested parties inside MIPS
		Technologies.
0.02	1st December 2004	Changes in response to MIPS Technologies feedback.
0.10	2nd December 2004	Draft for distribution to discussion group.
0.11	16th December 2004	Revised draft for group in the light of internal and external feedback.
		Change bars are against v0.10.
0.15	13th September 2005	Substantial extension, working towards a complete draft to support a
		trial implementation. Change bars are against v0.11
0.16	23rd September 2005	For circulation outside MIPS Technologies. Object code section much
		improved, and new section on signals.