
### 1. Introduction

This document specifies the architecture of the MUX gate array for the Fast Forward project. This array connects the R4000 processor to the the memory system and the GIO64 Bus. Each of the two MUX parts handle 36 bits including parity. A block diagram of the full machine is shown below:



#### 1.1 MUX Block Diagram

The MUX chip is a data path part that is used to move data between the processor, memory, and GIO64 bus. Since the CPU, and GIO64 run at different clock rates the MUX will help solve flow control problems over the asynchronous boundaries. This will be accomplished using a fifo on writes from the CPU. The GIO64 bus will initially run at 33 MHz so that it can be compatible with GIO, but will be able to run at speeds up to 40 MHz. The interface between GIO64 and memory will be completely synchronous to the GIO64 clock while the interface between the CPU and memory will also be synchronous to the CPU clock (50 MHz). The fifo in the MUX will be used as a write buffer on CPU writes to memory and GIO64. A block diagram of the chip is shown on the next page.

There are six different basic operations that are performed by the MUX chip. These are CPU reads and writes to memory, CPU reads and writes to a GIO64 device, and GIO64 reads and writes to memory. Each of there operations will be explained in detail in the following sections.

The MUX chips has two different clocks, the CPU clock and the GIO clock. Some operations are synchronous to the GIO clock and others are synchronous to the CPU clock. The MUX control signals from MC are used for both types of operations so there is a pair of select signals that indicate to the MUX chip which set of operations are being selected and the clock to flop the MUX control signals. All of the MUX control signals are flopped before they are used. The two select signals are cpu\_sel and gio\_sel. The cpu\_sel signals is active for CPU reads and and writes to main memory. The gio\_sel is active for the other four MUX operations. The two select signals will never both be asserted at the same time.


#### 1.2 Operation Select

Four control signals: gio\_sel, cpu\_sel, mux\_dir, and aen\_mem determine the current MUX operation. Either gio\_sel or cpu\_sel will be asserted during each of the operations. Cpu\_sel is synchronous to the cpu\_clk and gio\_sel is synchronous to the gio\_clk. Below is a chart of the different operations and the source of the bus parity signals:

<u>cpu_sel</u>	<u>mux_dir</u>	<u>aen_mem</u>	Operation
0	0	0	CPU GIO64 device read. Parity is generated.
0	0	1	GIO64 write to memory. Parity is generated.
0	1	0	CPU GIO64 device write. Parity is generated.
0	1	1	GIO64 read from memory. Parity from memory.
1	0	d	CPU memory write. Parity is generated.
1	1	d	CPU memory read. Parity from memory.

During cpu memory reads and writes the aen\_mem signals is used for another function.

Note that this document references the input csize64, which is no longer an input to MUX. The csize64 input was ncluded to support R3000 processors, but was removed as an input when R3000 support was no longer needed for Fast Forward machines. The internal core of MUX still contains csize64 references, but this signal is pulled high internally



MUX Block Diagram

#### 1.3 Memory Reads and Writes By the CPU

During memory reads and memory writes by the CPU the cpu\_sel signal is asserted and the MUX control signals are clocked with the CPU clock.

#### 1.3.1 Processor Writes to Memory

Processor writes to memory are a two part operation. In the first part the data is buffered in the MUX chip until it can be written into memory. The data comes over the sysad bus and is flopped three times so that the MC chip has time to determine if the data is valid and send a CPU\_PUSH signal to the MUX chip. If the data is not valid it will not be put into the fifo. The CPU memory write fifo is 32 entries deep. It is important to only put valid data into the fifo since there is no way to purge data from the fifo except to pop the fifo. The MC chip will keep track of how many data entries are in the fifo. CPU write data can be added to the MUX chip fifo at any time, even when the MUX chip is being used for a different operation. The cpu\_sel signals does not have to be asserted. The cpu\_push signal is a dedicated signal so that write data can be added to the fifo at any time. This fifo needs to be 32 entries deep so that it can hold two complete 32 word block writes from the CPU, which is the largest block write the CPU can issue.

The csize64 control signal is a static signal that indicates that the processor has a full 64 bit interface. This signal should be connected to the r4k signal from the MC chip. When this signal is not asserted bottom 32 bits of the sysad bus, (sysad(31:0)), are copied to the top bits of the bus, (63:32), between the first and second set of data input flops. This signal is deasserted for an R3000 processor and will duplicate the write data so that it is ready to write into memory. This signal is pulled high internally since R3000 support was not required for Fast Forward machines.


The second part of a CPU write is actually writing the data into memory. When the fifo is full the MC chip will deassert the processor cpu\_wrrdy\_n signal so that the processor will not issue another write until the data in the write fifo has been written. The MC chip arbitrates for the memory system and then writes the data into memory by popping the data off the fifo and flopping it into the memory data write flops while it is written to memory. During this part of the operation the cpu\_sel signal will be asserted. There are two sets of flops between the output of the CPU write buffer and the memory data outputs. The first set are controlled with the Aen and the Ben control signals. When either of these is active during a write to main memory by the CPU the CPU write buffer is popped. The second set of flops is controlled by the cen signal.

During the second part of the CPU write to memory the MUX control signals have the following meaning:


gio_sel	0	The gio_sel signal will be 0 during CPU writes to
		memory.
cpu_sel	1	The cpu_sel signal will always be 1 during the second
		part of a memory write.
cpu_push	d	The CPU can still be writing data to the CPU memory
		buffer during a memory write.

cpu_mem_oe		The memory output buffers will be turned on when this signal is asserted.
data sel(2:0)	d	These signals are not used.
mux_dir	0	This signal should be 0 for memory writes.
graphics(1:0)	d	These signals are not used.
aen_mem		When this signal is asserted the A register will be enabled and the CPU memory buffer will be popped.
ben_ctrl		When this signal is asserted the B register will be enabled and the CPU memory buffer will be popped.
cen fifo		When this signal is asserted the C register will be
_		enabled. If both cen_fifo and aen_mem or ben_ctrl are both asserted in the same cycle the data from the CPU memory buffer instead of the A or B register will be loaded into the C register.
giostb	d	This signal is not used.
par_flush		When this signal is asserted bad memory parity will be written into main memory. This is used for diagnostics.

A block diagram of the CPU memory write path is shown on the following page.



MUX Chip Specification



The CPU Write buffer is implemented such that the data being written does not have to be available to be read the same cycle. This is accomplished by using the by-pass muxes with the Fifo\_Empty control signal. Also, if a read address changes value, the data associated with the new address does not have to be valid until two cycles later. This is accomplished by using a triple-port RAM and "ping-ponging" the read data from one port to another. The Ram\_Mux\_Sel control signal is used for this purpose. All additional control signals and muxes are included so that 65 MHz worse case timing can be met using RAMs currently available from LSI logic in their 100k series.

7


#### 1.3.2 Processor Reads From Memory

The MUX chip acts as an interleave multiplexer during CPU reads from memory. The data from memory comes in the two memory data ports on MUX and is flopped with the cpu\_clk. This flop is enabled with the cen\_fifo control signal. The data that is to be sent back to the processor is selected with the data\_sel control signals. Parity is then generated and checked. This data is then flopped and sent over the sysad bus.

The MUX control signals during processor reads from memory have the following meaning:

gio_sel	0	The gio_sel signal will be 0 during CPU reads from memory.
cpu_sel	1	The cpu_sel signal will be 1 during CPU reads from memory.
cpu_push	d	The CPU can still be writing data to the CPU memory buffer during a memory read, although when the read is returning data to the processor the sysad bus is busy and so therefore can not be used by the CPU to send write data.
csize64	d	This signal is not used.
cpu_mem_oe		The sysad output buffers will be turned on when this signal is asserted.
data_sel(2)	d	This signals is not used.
<pre>data_sel(1:0)</pre>		These signal determine the source of the memory read data. 0 - mem_a(63:32) -> sysad(31:0), d -> sysad(63:32) 1 - mem_b(63:32) -> sysad(31:0), d -> sysad(63:32) 2 - mem_a -> sysad 3 - mem_b -> sysad
mux_dir		This signal should be 1 for memory reads.
graphics(1:0)		These signals are not used.
aen_mem	d	
ben_ctrl cen_fifo	d	This signal is not used. When this signal is asserted the memory data input flop is enabled.
giostb	d	This signal is not used.
par_flush	d	This signal is not used.

A block diagram of the CPU memory read path is shown on the following page.



Processor Reads From Memory

#### 1.4 GIO Operations

#### 1.4.1 Processor Reads From GIO64/EISA

The R4000 processor can issue a read to any device on the GIO64 bus. The address is sent to the MC chip which decodes it and then arbitrates for the GIO64 bus. Once it has been granted the bus it sends out the address on the GIO64 bus. The read data from the GIO64 device is flopped by the MUX chip and then sent through a mux where a word swap operation may be performed. The data is then flopped again and sent over the sysad bus back to the processor. There are two different word swap operations that are needed. The first is directly sending gio\_ad(63:0) to sysad(63:0). The second operation is to duplicate the lower word on the GIO64 bus onto both words of the sysad bus. This is necessary when the R4000 is reading from a 32 bit GI064 device. The third operation is moving the high word on the GI064 bus to the low word on the sysad bus. This is needed when the R3000 reads data from a 64 bit GIO64 device and the data is returned on the high bits of the bus.


The data that is returned to the processor is not synchronized in the MUX chip. Instead the data is held on the GIO64 bus for a few clocks before it is sent to the processor. As long as the cpu\_mem\_oe signal is asserted while gio\_sel is asserted, mux\_dir is deasserted, and aen\_mem is deasserted the data from the GIO64 bus will be flopped onto the sysad bus.

EISA reads look just like GIO64 device reads as far as the MUX is concerned.

The MUX control signals during processor reads from the GIO64 bus have the following meaning:

gio_sel	1	This is a GIO operation.
cpu sel	0	This signal must be 0.
cpu_push	d	This signal will be 0 since the CPU is waiting for a
		read response.
csize64	d	This signal is not used.
cpu_mem_oe		The sysad output buffers will be turned on when this
		signal is asserted.
data_sel(2)	d	This signals is not used.
<pre>data_sel(1:0)</pre>		These signal determine the word swap operation.
		0 – gio_ad(63:0) -> sysad(63:0)
		1 - gio ad(31:0) -> sysad(31:0)
		gio_ad(31:0) -> sysad(63:32)
		2 - gio ad(63:32) -> sysad(31:0), d -> sysad(63:32)
		3 - reserved
mux_dir	0	This signal should be 0 for GIO64 reads.
graphics(1:0)	d	This signal is not used.
aen_mem	0	This signal should be 0 for GIO64 reads.
ben ctrl	d	This signal is not used.
cen fifo	d	This signal is not used.
giostb	d	This signal is not used.
par_flush		This signal is not used.

A block diagram of the CPU GIO64 read path is shown on the following page.



### Processor Reads From GIO64/EISA

Data from memory

#### 1.4.2 Processor Writes to GIO64


The R4000 processor can issue a write to any device on the GIO64 bus. Data is pushed into the cpu write fifo synchronous to the CPU\_CLK and popped out synchronous to the GIO\_CLK. The MC writes the data to the CPU write buffer using the cpu\_push signal. The MC chip must make sure the data is in the write buffer before it tries to pop it off the fifo. Cache writes are supported to devices that are 64 bits wide when the processor is a R4000. For each piece of data to be written the MC chip sends the MUX chip a GIO command. The GIO command is put into a twelve entry command fifo in the MUX chip and then as each piece of data is transferred the command fifo is popped. When the fifo is empty the MUX should turn off it gio\_ad output buffer. Normal GIO writes will only have one GIO command, but cache block writes to EISA can result in many commands. Part of the GIO command is which GIO delay signal to use to determine when the data has been transferred.

As each GIO command has been satisfied the MUX chip needs to wait a dead clock before transferring the data for the next GIO command. During cache block writes the CPU will assert masdly during these dead cycles.

The MUX control signals during processor writes to the GIO64 bus have the following meaning:

gio_sel	1	This is a GIO operation.
cpu_sel	0	This signal must be 0.
cpu_push	d	This signal is not used.
csize64	d	This signal is not used.
cpu_mem_oe	0	This signal should be 0.
data_sel(2:1)	d	These signals are not used.
data_sel(0)		This signal determines the word swap operation.
		0 – sysad(63:0) -> gio_ad(63:0)
		1 - sysad(31:0) -> gio_ad(63:32)
		sysad(63:32) -> gio_ad(31:0)
mux_dir	1	This signal should be 1 for CPU GIO64 writes.
graphics(1:0)		These signals determine which delay signal is from the
		addressed slave.
		0 - slvdly
		1 - grxdly0
		2 - grxdly2
		3 – grxdly3
aen_mem		This signal should be 0 for CPU GIO64 writes.
ben_ctrl		This signal is not used.
cen_fifo	d	This signal is not used.
giostb		This signal is asserted each time a new GIO command is
		sent to the MUX.
par_flush	d	This signal is not used.

A block diagram of the CPU GIO64 write path is shown on the following page.



### Processor Writes To GIO64/EISA

#### 1.4.3 GIO Writes To Memory

The MUX chip is used to buffer and pack data that is being written into main memory. The MUX chips packs data from 32 and 64 bit bus masters into 128 bit quad words to be written into main memory. There is also a six entry write buffer between the GIO64 bus and the memory data outputs. This isolates GIO bus stalls from the memory write.

GIO memory writes use GIO commands from the MC chip it indicate the packing operations that are to be performed. There is one GIO command for each piece of data that is transferred on the GIO64 bus. A GIO command is indicated by the MC chip asserting the giostb signal. The ben\_ctrl signal is used to pop data off the write fifo. This signal is not part of the GIO command. When the fifo is empty the fifo output should be the contents of the GIO packing registers. The graphics signal is used to indicate to the MUX chip which delay signal is from the bus master. If the write fifo in the MUX chip gets filled up the MC chip will assert slvdly to throttle the transfer and the MUX chip will not have any new GIO commands. Once a piece of data has been transferred on the bus, which can be determined by looking at the bus masters delay signal the GIO command is popped and the next GIO command is executed.

If the transfer gets preempted the par\_flush signal will be asserted to indicate that the GIO command fifo should be flushed of any valid entries and that the write fifo counters should be cleared.


The MUX chip does not have to worry about the write buffer being over filled. The MC chip has to keep track of how many entries are in the buffer. The MC chip controls how full the write buffer is by only sending out enough GIO commands to keep the write buffer full. When the MUX chip has run out of new GIO commands because the write buffer is full the MC chip will assert slvdly to stall the bus master.

The MUX control signals during GIO64 writes to main memory have the following meaning:


gio_sel	1	This is a GIO operation.
cpu sel	0	This signal must be 0.
cpu push	d	This signal is not used.
csize64		This signal is not used.
cpu mem oe		This signal should be 0.
data $sel(2:0)$		This signal determines which data in the packer
—		register is written.
		0 - Write A Lo, gio ad(31:0) -> A lo
		1 – Write B Lo, gio ad(31:0) -> B lo
		2 - Write A Hi, gio ad(31:0) -> A hi
		3 - Write B Hi, gio ad(31:0) -> B hi
		4 - Write A Hi and Lo, gio ad(31:0) -> A lo
		gio $ad(63:32) -> A hi$
		5 - Write B Hi and Lo, gio ad(31:0) -> B lo
		gio ad(63:32) -> B hi
		6 - Reserved
		7 - Reserved
mux dir	0	This signal should be 0 for GIO64 writes to memory.
graphics(1:0)		These signals determine which delay signal is from the
		addressed slave.

	0 - masdly
	1 - grxdly0
	2 – grxdly2
	3 – grxdly3
aen mem	1 This signal should be 1 for GIO64 writes to memory.
ben ctrl	This signal is used to pop data off the write fifo.
cen fifo	This signal is used to push data onto the write fifo.
giostb	This signal is asserted each time a new GIO command is
	sent to the MUX.
par flush	When this signal is asserted the GIO command fifo and
	the GIO write fifo should be flushed.

A block diagram of the GIO64 memory write path is shown on the following page.



### GIO Write Buffer Expanded



To Memory Output Muxes

The GIO Write buffer is implemented such that the data being written does not have to be available to be read the same cycle. This is accomplished by using the by-pass muxes with the Ram\_MUX\_Sel control signal. Also, if a read address changes value, the data associated with the new address does not have to be valid until two cycles later. This is accomplished by using a triple-port RAM and "ping-ponging" the read data from one port to another. The Ram\_Mux\_Sel control signal is also used for this purpose. The additional control signal and mux are included so that 40 MHz worse case timing can be met using RAMs currently available from LSI logic in their 100k series.

#### 1.4.4 GIO Reads From Memory

The Mux chip is a data buffer and unpacker during GIO64 reads from main memory. Like GIO memory reads the memory writes work off of a GIO command. The GIO command determines when the GIO read data fifo is popped and which data is sent over the GIO64 bus. The graphics signal indicates which master delay signal should be used in determining when a piece of data has been transferred. When a piece of data has been transferred the GIO command fifo is popped and the next command should be executed in the following cycle. The cen fifo signal is part of the GIO command and indicates when the GIO read fifo should be popped. The ben\_ctrl signal is not part of the GIO command and is used to push data onto the GIO read fifo. The GIO memory read fifo is three entries deep.


When the par flush signal is asserted the GIO command fifo and the GIO read fifo should be flushed.

When the GIO command fifo is empty the MUX chip should stop driving the GIO bus. When the memory system can not keep up with a GIO64 device the MUX chip will run out of GIO commands. During this time the MC chip will assert slvdly to stall the GIO64 master.

The MUX control signals during GIO64 reads to main memory have the following meaning:


gio_sel cpu_sel cpu_push csize64 cpu_mem_oe data_sel(2)	1 0 d 0 d	This signal is not used. This signal is not used. This signal should be 0. This signal is used to determine whether MUX should drive the gio bus. This is included so that for back
data_sel(1:0)		to back reads, MUX does not turn off its drivers, and then quickly turn them back on again This signal determines which data is sent over the GIO64 bus.
		0 - Mem_A(63:0) -> GIO_AD(63:0) 1 - Mem_B(63:0) -> GIO_AD(63:0) 2 - Mem_A(63:32) -> GIO_AD(31:0), d -> GIO_AD(63:32) 3 - Mem_B(63:32) -> GIO_AD(31:0), d -> GIO_AD(63:32)
<pre>mux_dir graphics(1:0)</pre>	1	This signal should be 1 for GIO64 reads from memory. These signals determine which delay signal is from the addressed slave. 0 - masdly 1 - grxdly0 2 - grxdly1 3 - grxdly2
aen_mem ben_ctrl cen_fifo giostb	1	This signal is used to push data on the read fifo. This signal is used to pop data off the read fifo. This signal is asserted each time a new GIO command is sent to the MUX.
par_flush		When this signal is asserted the GIO command fifo and the GIO read fifo should be flushed.

A block diagram of the GIO64 memory read path is shown on the following page.



## GIO64 Reads From Memory

### GIO Read Buffer Expanded



To Data Swap Muxes

The GIO Read buffer is implemented such that the data being written does not have to be available to be read the same cycle. This is accomplished by using the by-pass muxes with the Ram\_MUX\_Sel control signal. Also, if a read address changes value, the data associated with the new address does not have to be valid until two cycles later. This is accomplished by using a triple-port RAM and "ping-ponging" the read data from one port to another. The Ram\_Mux\_Sel control signal is also used for this purpose. The additional control signal and mux are included so that 40 MHz worse case timing can be met using RAMs currently available from LSI logic in their 100k series.

### 2. MUX Pins

There are 189 signal pins on the mux chip including five signals for test which at this time are not defined. This part will be packaged in the 240 pin MQFP.

#### 2.1 Data Buses

sysad(31:0)	i/o	32 bits of R4000 processor bus, made up of 4 bytes.
		SYSAD R4000 R4000
		(31:24) is (63:56) or (55:48)
		(23:16) is (39:32) or (47:40)
		(15: 8) is (31:24) or (23:16)
		(7:0) is (7:0) or (15:8)
<pre>sysad_par(3:0)</pre>	i/o	Parity over sysad.
gio_data(31:0)	i/o	32 bits of GIO64 data bus, made up of 4
		bytes.
		GIODATA GIO64 GIO64
		(31:24) is (63:56) or (55:48)
		(23:16) is $(39:32)$ or $(47:40)$
		(15: 8) is $(31:24)$ or $(23:16)$
		(7: 0) is $(7: 0)$ or $(15: 8)$
gio_par(3:0)	i/o	Parity over the gio_data.
	i/o	Memory interleave A data.
		Parity over mem_a.
—	i/o	Memory interleave B data.
<pre>mem_b_par(3:0)</pre>	i/o	Parity over mem_b.

### 2.2 MUX Control Signals

Some of the control signals serve more than one function. The function is dependent on whether or not the GIO bus is involved in the operation. The giosel and cpusel signals are used to determine which function is the current function.

giosel	in	Active during gio<->memory and cpu<->gio transfers. Mutually exclusive with cpusel
cpusel	in	Active during cpu<->memory transfers.Mutually exclusive with giosel
cpu push	in	Push data onto the CPU write fifo.
csize64	in	This signal is used to indicate a full 64 bit transfer over the SYSAD bus.
		0 - Processor is a R3000 1 - Processor is a R4000
cpu_mem_oe	in	Control buffer driving memory bus A and B or sysad depending on dir.
<pre>data_sel(2:0)</pre>	in	Source of MUX data. Exact meaning depends on the operation taking place.
mux_dir	in	Indicated source and destination of data, used with aen_mem, gio_sel and cpu_sel.
graphics(1:0)	in	determines whether to use grfxdly(2:0) or slvdly.

		0 - slvdly 1 - grxdly(0) 2 - grxdly(1) 3 - grxdly(2)
aen_mem	in	When cpu_sel = 1 enables flop used to catch data popped from the cpu write buffer during write operations to memory port A. when cpu_sel = 0 this is used to help indicate the source and destination of data.
ben_ctrl	in	When cpu_sel = 1 enables flop used to catch data popped from the cpu write buffer during write operations to memory port B. When cpu_sel = 0, is used to control GIO memory fifo.
cen_fifo	in	When cpu_sel = 1 enables data into the memory read and write flops. When cpu_sel = 0 is used to control GIO memory fifo.
giostb	in	Indicates that the GIO command which is made up of some of the above signals is valid and should be pushed onto the GIO command fifo.
par_flush	in	When cpu_sel = 1, generate bad parity on memory write data. When cpu_sel = 0, clean up state in MUX to complete the current memory operations and set up for the next memory operation.

### 2.3 GIO64 Signals.

masdly	in	Master delay signal.
slvdly	in	Slave delay signal.
grxdly(2:0)	in	Graphics delay signal. There are 3 of
		these signals.
mc_dly	in	For GIO slave reads from memory an early
		version of MC's delay signal. For GIO
		slave writes to memory a copy of MC's

delay signal.

### 2.3 Clock Signals.

<pre>gio_clk gio_pll_lp1 gio_pll_lp2 gio_pl1_vdd gio_pl1_gnd cpu_clk cpu_pl1_lp1 cpu_pl1_lp2 cpu_pl1_vdd cpu_pl1_gnd pl1_reset n</pre>	in out in in in out in in in in	GIO64 clock, 33 or 40 MHZ PLL phase detector output PLL loop filter from board PLL power PLL gnd Processor clock, 50-65 MHZ PLL phase detector output PLL loop filter from board PLL power PLL gnd PLL reset
pll_reset_n	ın	PLL reset

## 2.4 Misc. Signals.

par\_err(3:0)

out Parity error detected on operation.

## 2.5 JTAG/ATPG Signals.

jtdi	in	JTAG data in
jtdo	out	JTAG data out
jtms	in	JTAG mode select
jtck	in	JTAG clock
tp0	in	JTAG tp0 mode select
tp1	in	JTAG tp1 mode select
entei	in	ATPG tristate enable inhibit

Pin Number	Name	Туре	In 	Out	Enable	Active
Pin 1 - C3	MC DLY	INPUT		0	0	
Pin 2 – E5	GIOSTB	INPUT		0	0	
Pin 3 – B3	GIOSEL	INPUT	247	0	0	
Pin 4 - E6		NC	0	0	0	
Pin 5 - C4	GIO DATA 31	BIDIR	293	323	259	LOW
Pin 6 – D6		NC	0	0	0	
Pin 7 – D5	GIO DATA 30	BIDIR	292	322	259	LOW
Pin 8 – E7	GIO DATA 29	BIDIR		321	259	LOW
Pin 9–B4	VSS – –	POWER	0	0	0	
Pin 10 - C5	VDD	POWER	0	0	0	
		BIDIR	289	320	259	LOW
Pin 11 - B5 Pin 12 - A5	GIO DATA 27	BIDIR		319	259	LOW
Pin 13 - C6	GIO DATA 26	BIDIR		318	259	LOW
Pin 14 - B6	GIO DATA 25	BIDIR		316		LOW
Pin 15 – D7		BIDIR	285	315		LOW
Pin 16 – A6	VSS – –	POWER	0	0	0	
Pin 17 – C7	VDD	POWER	0	0	0	
Pin 18 – E8		NC	0	0	0	
Pin 19 – B7	PAR_FLUSH	INPUT	246	0	0	
Pin 20 - D8	CPUSEL	INPUT	162	0	0	
Pin 21 – A7	GIO DATA 23	BIDIR	284	314	260	LOW
Pin 22 – E9	GIO DATA 22	BIDIR	283	313	260	LOW
Pin 23 - C8	GIO DATA 21	BIDIR	282	312	260	LOW
Pin 24 – D9	GIO DATA 20	BIDIR	281	311	260	LOW
Pin 25 - B8	GIO_DATA_21 GIO_DATA_20 GIO_DATA_19 GIO_DATA_18	BIDIR	279		260	LOW
Pin 26 - C9	GIO DATA 18	BIDIR				LOW
Pin 27 – A8	GIO DATA 17	BIDIR	277			LOW
Pin 28 - C10		BIDIR	276	307	260	LOW
Pin 29 - B9		BIDIR	275	305	261	LOW
Pin 30 - E10	GIO_DATA_14	BIDIR	274	304	261	LOW
Pin 31 - B10	VSS	POWER	0	0	0	
Pin 32 - D10	VDD	POWER	0	0	0	
Pin 33 - B11		POWER	0	0	0	
Pin 34 - D11	GIO_DATA_13	BIDIR	273	303	261	LOW
Pin 35 – B12		BIDIR	272	302	261	LOW
Pin 36 – E11	GIO_DATA_11	BIDIR		301	261	LOW
Pin 37 – B13	GIO_DATA_10	BIDIR	270	300	261	LOW
Pin 38 - C11	GIO_DATA_9	BIDIR	268	299	261	LOW
Pin 39 - A14		BIDIR	267	298	261	LOW
Pin 40 - C12		BIDIR	266	297	262	LOW
Pin 41 - C13		BIDIR	265	296	262	LOW
Pin 42 - D12		BIDIR	264	325	262	LOW
Pin 43 - B14		BIDIR	294	324	262	LOW
Pin 44 - E12		POWER	0	0	0	
Pin 45 - A15		POWER	0	0	0	
Pin 46 - D13		BIDIR	291	317	262	LOW
Pin 47 - C14		BIDIR	280	306	262	LOW
Pin 48 - E13		BIDIR	269	326	262	LOW
Pin 49 - B15		NC	0	0	0	
Pin 50 - A16		POWER	0	0	0	
Pin 51 - C15		BIDIR	263	295	262	LOW
Pin 52 - B16		BIDIR	330	334	258	LOW
Pin 53 - A17		BIDIR	329	333	258	LOW
Pin 54 - C16		BIDIR	328	332	258	LOW
Pin 55 - B17		BIDIR	327	331	258	LOW
Pin 56 - D16		INPUT	250	0	0	
Pin 57 - D14		INPUT	249	0	0	
Pin 58 - C17		INPUT	334	0	0	
Pin 59 - E14	_	INPUT	253	0	0	
Pin 60 - B18	GRXDLY_0	INPUT	251	0	0	

	Nororomoto Erborng	(255 111	1 donag	00110)		
Pin Number	Name	Туре	In	Out	Enable	Active
Pin 61 – D15		NC	0	0	0	
Pin 62 – B19	GIO_PLL_LP1	PLL	0	0	0	
Pin 63 – E15	VDD	POWER	0	0	0	
Pin 64 – D17	VSS	POWER	0	0	0	
Pin 65 - C18	VSS	POWER	0	0	0	
Pin 66 – E16	GIO PLL LP2	PLL	0	0	0	
Pin 67 – C19	GIO CLK	CLOCK	0	0	0	
Pin 68 – F16	—	NC	0	0	0	
Pin 69 – D18		NC	0	0	0	
Pin 70 – F17	GIO PLL AGND	PLL	0	0	0	
Pin 71 - E17	GIO PLL VSS	POWER	0	0	0	
Pin 72 - G16	GIO PLL VDD	POWER	0	0	0	
Pin 73 - D19	MEM A 31	BIDIR	199	87	83	LOW
Pin 74 - E18		חדחדח	198	88	83	LOW
Pin 75 - D20	MEM_A_30 MEM_A_29	DIDIK	197		83	LOW
	MEM_A_29			89		
Pin 76 – E19	MEM_A_28	BIDIR	196	90	83	LOW
Pin 77 – F18	MEM_A_27	BIDIR	195	91	83	LOW
Pin 78 - E20	MEM_A_26	BIDIR	194	92	83	LOW
Pin 79 - G17		NC	0	0	0	
Pin 80 – F19		NC	0	0	0	
Pin 81 – H16	MEM_A_25	BIDIR	193	93	83	LOW
Pin 82 - G18	MEM_A_24	BIDIR	192	94	83	LOW
Pin 83 - H17	MEM_A_23	BIDIR	191	95	84	LOW
Pin 84 - F20	MEM_A_22	BIDIR	190	96	84	LOW
Pin 85 – J16	MEM A 21	BIDIR	189	97	84	LOW
Pin 86 – G19	MEM A 20	BIDIR	188	98	84	LOW
Pin 87 – J17	MEM_A_19	BIDIR	187	99	84	LOW
Pin 88 - H18	MEM A 18	BIDIR	186	100	84	LOW
Pin 89 - J18	MEM A 17	BIDIR	185	101	84	LOW
Pin 90 - G20	MEM_A_16	BIDIR	184	102	84	LOW
Pin 91 - K18		NC	0	0	0	Lon
Pin 92 - H19		NC	0	0	0	
Pin 93 - K16		NC	0	0	0	
				0		
Pin 94 - J19		NC	0		0	
Pin 95 - K17		NC	0	0	0	T OF
Pin 96 - K19	MEM_A_15	BIDIR	183	103	85	LOW
Pin 97 – L17	MEM_A_14	BIDIR	182	104	85	LOW
Pin 98 - L19	MEM_A_13	BIDIR	181	105	85	LOW
Pin 99 - L16	MEM_A_12	BIDIR	180	106	85	LOW
Pin 100 - M19	MEM_A_11	BIDIR	179	107	85	LOW
Pin 101 - L18	MEM_A_10	BIDIR	178	108	85	LOW
Pin 102 - N20	MEM_A_9	BIDIR	177	109	85	LOW
Pin 103 - M18	MEM_A_8	BIDIR	176	110	85	LOW
Pin 104 - N19	MEM_A_7	BIDIR	175	111	86	LOW
Pin 105 - M17	MEM A 6	BIDIR	174	112	86	LOW
Pin 106 - P20	PAR ERR 3	OUTPUT	0	240	0	
Pin 107 - M16	PAR ERR 2	OUTPUT	0	239	0	
Pin 108 - N18	PAR ERR 1	OUTPUT	0	241	0	
Pin 109 - N17	PAR ERR 0	OUTPUT	0	238	0	
Pin 110 - P19	VDD	POWER	0	0	0	
Pin 111 - N16	VSS	POWER	0	0	0	
Pin 112 - R20		NC	0	0	0	
Pin 113 - P18	MEM A 5	BIDIR	173	113	86	LOW
Pin 113 - P18 Pin 114 - R19	MEM_A_5 MEM_A_4		173 172			LOW
		BIDIR		114	86	
Pin 115 - T20	MEM_A_3	BIDIR	171	115	86	LOW
Pin 116 - R18	MEM_A_2	BIDIR	170	116	86	LOW
Pin 117 - T19	MEM_A_1	BIDIR	169	117	86	LOW
Pin 118 - U20	MEM_A_0	BIDIR	166	118	86	LOW
Pin 119 - T18	MEM_A_PAR_3	BIDIR	168	119	82	LOW
Pin 120 - U19	MEM_A_PAR_2	BIDIR	167	120	82	LOW

Mon 1111 CLOBB	Reference hibering		I achag	<i>ye come,</i>		
Pin Number	Name	Туре	In 	Out	Enable	Active
Pin 121 - P17	MEM A PAR 1	BIDIR	201	121	82	LOW
Pin 122 - T17	MEM A PAR 0	BIDIR	200	122	82	LOW
Pin 123 - P16	TP1	TEST	0	0	0	HOW
Pin 124 - U18	TPO	TEST	0	0	0	
Pin 125 - R17	110	NC	0	0	0	
Pin 126 - V19	JTDO	JTAG	0	0	0	
Pin 120 - R16	JTMS	JTAG	0	0	0	
Pin 128 - V18	VSS	POWER	0	0	0	
Pin 129 - U17	PLL RESET N	PLL	0	0	0	
Pin 130 - T16	ENTEI	TEST	0	0	0	
Pin 131 - W19	JTDI	JTAG	0	0	0	
Pin 132 - T15	0121	NC	0	0	0	
Pin 133 - W18	JTCK	JTAG	0	0	0	
Pin 134 - U15	CPU MEM OE	INPUT	163	0	0	
Pin 135 - V17	MEM B 31	BIDIR	235	123	78	LOW
Pin 136 - T14	MEM B 30	BIDIR	234	124	78	LOW
Pin 137 - U16	MEM B 29	BIDIR	233	125	78	LOW
Pin 138 - W17	MEM B 28	BIDIR	232	126	78	LOW
Pin 139 - V16	MEM B 27	BIDIR	231	127	78	LOW
Pin 140 - W16	MEM B 26	BIDIR	230	128	78	LOW
Pin 141 - X16		NC	0	0	0	2011
Pin 142 - V15	VDD	POWER	0	0	0	
Pin 143 - W15	MEM B 25	BIDIR	229	129	78	LOW
Pin 144 - U14	MEM B 24	BIDIR	228	130	78	LOW
Pin 145 - T13	MEM_B_23	BIDIR	227	131	79	LOW
Pin 146 - X15	MEM B 22	BIDIR	226	132	79	LOW
Pin 147 - U13	MEM B 21	BIDIR	225	133	79	LOW
Pin 148 - V14		NC	0	0	0	Lon
Pin 149 - T12	MEM B 20	BIDIR	224	134	79	LOW
Pin 150 - W14	MEM B 18	BIDIR	222	136	79	LOW
Pin 151 - U12	MEM B 19	BIDIR	223	135	79	LOW
Pin 152 - X14	MEM B 17	BIDIR	221	137	79	LOW
Pin 153 - V12	MEM B 16	BIDIR	220	138	79	LOW
Pin 154 - V13	······	NC	0	0	0	Lon
Pin 155 - V11	CEN FIFO	INPUT	161	0	0	
Pin 156 - W13	BEN CTRL	INPUT	160	0	0	
Pin 157 - T11		NC	0	0	0	
Pin 158 - X13		NC	0	0	0	
Pin 159 - U11	AEN MEM	INPUT	159	0	0	
Pin 160 - W12	MEM B 15	BIDIR	219	139	80	LOW
Pin 161 - U10	MEM B 14	BIDIR	218	140	80	LOW
Pin 162 - W11	MEM B 13	BIDIR	217	141	80	LOW
Pin 163 - T10	MEM B 12	BIDIR	216	142	80	LOW
Pin 164 - W10	MEM B 11	BIDIR	215	143	80	LOW
Pin 165 - V10	MEM B 10	BIDIR	214	162	80	LOW
Pin 166 - W9	MEM B 9	BIDIR	213	145	80	LOW
Pin 167 - V9	MEM B 8	BIDIR	212	146	80	LOW
Pin 168 - W8	MEM B 7	BIDIR	211	147	81	LOW
Pin 169 - U9	MEM_B_6	BIDIR	210	148	81	LOW
Pin 170 - X7	DATA SEL 2	INPUT	244	0	0	
Pin 171 - T9	DATA SEL 1	INPUT	245	0	0	
Pin 172 - V8	DATA SEL 0	INPUT	243	0	0	
Pin 173 - U8	READ	INPUT	256	0	0	
Pin 174 - W7	VDD	POWER	0	0	0	
Pin 175 - T8	VSS	POWER	0	0	0	
Pin 176 - X6	MEM B 5	BIDIR	209	149	81	LOW
Pin 177 - V7	MEM B 4	BIDIR	208	150	81	LOW
Pin 178 - W6	MEM B 3	BIDIR	200	151	81	LOW
Pin 179 - X5	MEM B 2	BIDIR	206	152	81	LOW
Pin 180 - V6	MEM B 1	BIDIR	205	153	81	LOW
			200		~ -	

Pin         181         - WS         NC         0         0           Pin         182         - VS         VDD         POMER         0         0           Pin         184         - W4         VSS         POMER         0         0         0           Pin         185         US         VDD         POMER         0         0         0           Pin         185         US         VDS         BIDIR         203         156         82         LOM           Pin         186         - US         MEM_B_PAR_2         BIDIR         236         158         82         LOM           Pin         180         - V4         MEM_B_PAR_0         BIDIR         236         158         82         LOM           Pin         191         - V4         MEM_B_PAR_0         BIDIR         236         154         82         LOM           Pin         193         VV         VSS         POMER         0         0         0         161         161         161         161         161         161         161         161         161         161         161         161         161         161         161         161	Pin Number	Name	Туре	In 	Out	Enable	Active
Pin         182         X4         MEM, B_0         BIDIR         202         154         81         LOW           Pin         185         V5         VDD         POWER         0         0         0           Pin         185         T         MEM, B_PAR_2         BIDIR         204         155         82         LOW           Pin         187         T         MEM, B_PAR_2         BIDIR         237         157         82         LOW           Pin         187         T         MEM, B_PAR_2         BIDIR         237         157         82         LOW           Pin         189         T         MEM, B_PAR_2         BIDIR         236         158         82         LOW           Pin         181         T         WEM, B_PAR_2         BIDIR         236         158         82         LOW           Pin         191         T         WEM, B_PAR_2         BIDIR         236         158         82         LOW           Pin         191         S         WEM         NC         0         0         0         179         159         159         158         82         LOW         159         169         179 <td>Pin 181 - W5</td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td></td>	Pin 181 - W5					0	
Pin         183         - V5         VDD         POWER         0         0           Pin         185         UT         MEM_B_PAR_3         BIDIR         204         155         82         LOW           Pin         186         UT         MEM_B_PAR_1         BIDIR         203         156         82         LOW           Pin         187         T         MEM_B_PAR_1         BIDIR         236         158         82         LOW           Pin         189         U         MEM_B_PAR_0         BIDIR         236         158         82         LOW           Pin         191         T         VJD         POWER         0         0         1           Pin         192         VJ         VSS         POWER         0         0         0           Pin         193         CUPULLVSD         POWER         0         0         0         0         1         191         195         100         0         0         0         1         191         191         101         101         101         101         101         101         101         101         11         101         101         101         101		MEM B 0	BIDIR				LOW
Pin         185         UVES         POWER         0         0         0           Pin         185         UT         MEM_B_PAR_2         BIDIR         203         156         82         LOW           Pin         185         T         MEM_B_PAR_2         BIDIR         237         157         82         LOW           Pin         187         T         MEM_B_PAR_0         BIDIR         236         158         82         LOW           Pin         189         UK         MEM_B_PAR_0         BIDIR         236         158         82         LOW           Pin         191         T         CO         0         0         0         0           Pin         193         UX         CPU_PLL_VDD         POWER         0 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							
Pin         1185         US         MEM_B_PAR_3         BIDIR         204         155         82         LOW           Pin         1187         - T7         MEM_B_PAR_1         BIDIR         237         157         82         LOW           Pin         1187         - T7         MEM_B_PAR_1         BIDIR         237         157         82         LOW           Pin         139         - U6         NC         0         0         0           Pin         132         - Y4         MEM_B_PAR_3         BIDIR         236         158         82         LOW           Pin         132         - V4         MEM_B_PAR_3         DEDIR         0         0         0         0           Pin         137         V3         VSS         POMER         0         0         0           Pin         156         - R2         CPU_PLL         NC         0         0         0           Pin         156         - R2         CPU_PLL_LP1         PLL         0         0         0         0           Pin         137         VSS         POMER         0         0         0         0         0         0         0 </td <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td></td>				0	0	0	
Pin         186         US         MEM_B_PAR_2         BIDIR         203         156         82         LOW           Pin         188         -V4         MEM_B_PAR_0         BIDIR         236         158         82         LOW           Pin         189         -V4         MEM_B_PAR_0         BIDIR         236         158         82         LOW           Pin         191         -V3         RESET_N         INPUT         242         0         0           Pin         191         -V3         VSS         POWER         0         0         0           Pin         193         -U4         CPU_PLL_VSS         POWER         0         0         0           Pin         195         -W2         CC         0         0         0         0           Pin         196         R5         NC         0         0         0         0           Pin         198         -W2         CPU_PLL_LP2         PLL         0         0         0         0           Pin 203         -T3         VSS         POWER         0         0         0         0         0         0         0         0         0 <td>Pin 185 - U7</td> <td>MEM B PAR 3</td> <td>BIDIR</td> <td></td> <td></td> <td></td> <td>LOW</td>	Pin 185 - U7	MEM B PAR 3	BIDIR				LOW
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Pin 186 - U5	MEM B PAR 2					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Pin 187 - T7	MEM B PAR 1		237			
Pin         189         UC         NC         0         0           Pin         130         W3         REST N         INPUT         242         0         0           Pin         131         T5         VDD         POMER         0         0         0           Pin         133         U4         CPU_PLL_VDD         POWER         0         0         0           Pin         135         V2         CPU_PLL_VSS         POWER         0         0         0           Pin         135         R         K4         CDC         0         0         0           Pin         135         R         K4         CPU_PLL_LP2         PLL         0         0         0           Pin         130         CPU_PLL_AGND         PLL         0         0         0         0           Pin 201         T4 <mux dtr<="" td="">         INPUT         164         0         0         0         0         0           Pin 202         T2         SYSAD_30         BIDIR         26         57         76         LOW           Pin 203         T3         VSSAD_28         BIDIR         26         58         76         LO</mux>	Pin 188 - V4	MEM B PAR 0	BIDIR				
Pin         190         WSS         POWER         0         0           Pin         191         192         V3         VSS         POWER         0         0           Pin         193         U4         CPU_PLL_VDD         POWER         0         0         0           Pin         194         TS         CPU_PLL_VSS         POWER         0         0         0           Pin         196         R5         NC         0         0         0         0           Pin         198         R4         CPU_PLL_PS         PLL         0         0         0           Pin         198         R4         CPU_PLL_AGND         PLL         0         0         0           Pin<201							
Pin         191         - T6         VDD         POWER         0         0           Pin         192         - V3         VSS         POWER         0         0           Pin         194         - T5         CPU_PLL_VDD         POWER         0         0           Pin         195         - W2         CPU_CLK         CLOCK         0         0           Pin         197         V2         NC         0         0         0           Pin         197         V2         NC         0         0         0           Pin         198         - R4         CPU_PLL_LP1         PLL         0         0         0           Pin         200         - P5         CPU_PLL_AOND         PLL         0         0         0           Pin 201         - T4         MUX_DIR         INPUT         164         0         0           Pin 202         - U2         CS         SYSAD_30         BIDIR         28         61         76         LOW           Pin 203         - T3         SYSAD_28         BIDIR         24         56         76         LOW           Pin 204         POWER         0         0<		RESET N	TNDIT	212			
Pin         193         V4         CPU PLL_VDD         POWER         0         0         0           Pin         193         TS         CPU PLL_VSS         POWER         0         0           Pin         195         W2         CPU_CLK         CLOCK         0         0           Pin         195         W2         CPU_CLK         CLOCK         0         0           Pin         197         V2         NC         0         0         0           Pin         198         R4         CPU_PLL_LP1         PLL         0         0         0           Pin         203         T3         CPU_PLL_ARID         PLL         0         0         0           Pin         203         T3         VSS         POWER         0         0         0           Pin         205         T2         SYSAD_31         BIDIR         29         61         76         LOW           Pin         205         T3         SYSAD_28         BIDIR         26         57         76         LOW           Pin         207         T1         SYSAD_28         BIDIR         23         55         76         LOW <td>Pin 191 - T6</td> <td>VDD</td> <td>POWER</td> <td>0</td> <td></td> <td></td> <td></td>	Pin 191 - T6	VDD	POWER	0			
Pin         193         - U4         CPU_PLL_VDD         POWER         0         0           Pin         194         T5         CUPLLVSS         POWER         0         0           Pin         195         W2         CPU_PLL_VSS         POWER         0         0           Pin         197         V2         NC         0         0         0           Pin         197         V2         NC         0         0         0           Pin         198         R4         CPU_PLL_LP2         PLL         0         0         0           Pin         200         PS         CPU_PLL_ACND         PLL         0         0         0           Pin 201         T4         MX DIR         INPUT         164         0         0           Pin 202         U2         CPU_PUSH         INPUT         164         0         0           Pin 203         T3         VSS         POWER         0         0         0           Pin 204         P3         SYSAD_30         BIDIR         28         58         76         LOW           Pin 205         T2         SYSAD_23         BIDIR         25         57<	Pin 192 - V3	VSS	POWER	0			
Pin         195         VU         CPU_PLL_VSS         POWER         0         0           Pin         195         W2         CPU_CLK         CLOCK         0         0           Pin         198         R4         CPU_PLL_LP2         NC         0         0           Pin         198         R4         CPU_PLL_LP1         PLL         0         0         0           Pin         198         R4         CPU_PLL_KRD         PLL         0         0         0           Pin         201         T         MUX_DT         INPUT         165         0         0           Pin 202         LU         CPU_PUSH         INPUT         164         0         0           Pin 203         T3         VSS         POWER         0         0         0           Pin 204         U1         VDD4         POWER         0         0         0           Pin 205         P2         SYSAD_31         BIDIR         28         66         76         LOW           Pin 206         R3         SYSAD_28         BIDIR         23         55         76         LOW           Pin 210         PA         SYSAD_27	Pin 193 - U4	CPU PLL VDD	POWER	0			
Pin         195         - W2         CPU_CLK         CLOCK         0         0           Pin         196         R5         NC         0         0         0           Pin         197         V2         NC         0         0         0           Pin         199         - W3         CPU_PLL_LP1         PLL         0         0         0           Pin 200         - P5         CPU_PUSH         INPUT         165         0         0           Pin 201         - T4         MW_DIR         INPUT         164         0         0           Pin 202         - U2         CPU_PUSH         INPUT         164         0         0           Pin 203         - T3         VSS         POWER         0         0         0           Pin 204         - U1         VD4         POWER         0         0         0           Pin 205         - T2         SYSAD_29         BIDIR         28         57         76         LOW           Pin 206         R2         SYSAD_27         BIDIR         25         57         76         LOW           Pin 210         NS         SYSAD_26         BIDIR         25	Pin 194 - T5	CPU PLL VSS	POWER	0			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				0			
Pin       197 $-V2$ NC       0       0         Pin       198       R4       CPU_PLL_LP2       PLL       0       0       0         Pin       200 $-F5$ CPU_PLL_LP1       PLL       0       0       0         Pin       201       T4       MUX_DIR       INPUT       165       0       0         Pin       201       T4       MUX_DIR       INPUT       164       0       0         Pin       204       U       VD4       POWER       0       0       0         Pin       204       U       VD4       POWER       0       0       0         Pin       205       T7       T6       LOW         Pin       206       R3       SYSAD_28       BIDIR       25       57       76       LOW         Pin       209       R2       SYSAD_28       BIDIR       25       57       76       LOW         Pin       210       NS       POWER       0       0       0       0       0         Pin       211       P3       SYSAD_26       BIDIR       23       55       76       LOW							
Pin       199       - R4       CPU_PLL_LP2       PLL       0       0         Pin       199       U3       CPU_PLL_AGND       PLL       0       0       0         Pin       200       - F3       CPU_PLL_AGND       PLL       0       0       0         Pin       202       - U2       CPU_PUSH       INPUT       164       0       0         Pin       203       - T3       VSS       POWER       0       0       0         Pin       205       - T2       SYSAD_31       BIDIR       29       61       76       LOW         Pin       205       - T2       SYSAD_23       BIDIR       28       60       76       LOW         Pin       206       - R3       SYSAD_29       BIDIR       28       60       76       LOW         Pin       210       - NS       NC       0       0       0       0         Pin       210       - NS       NC       0       0       0       0         Pin       211       - NS       SYSAD_26       BIDIR       22       54       76       LOW         Pin       213       R1       VSS </td <td></td> <td></td> <td>NC</td> <td>0</td> <td></td> <td></td> <td></td>			NC	0			
Pin       199       - 03       CPU_PLL_ARND       PLL       0       0       0         Pin       200       PS       CPU_PLL_ARND       PLL       0       0       0         Pin       201       T       MUX_DIR       INPUT       165       0       0         Pin       203       T3       VSS       POWER       0       0       0         Pin       203       T3       VSS       POWER       0       0       0         Pin       203       T3       VSS       POWER       0       0       0         Pin       204       U       VD4       POWER       0       0       0         Pin       206       R3       SYSAD_30       BIDIR       26       58       76       LOW         Pin       208       P4       SYSAD_28       BIDIR       24       56       76       LOW         Pin       210       P3       SYSAD_28       BIDIR       23       55       76       LOW         Pin       213       R1       VSS       POWER       0       0       0         Pin       214       MS       SYSAD_23       BIDIR <td>Pin 198 - R4</td> <td>CPU PLL LP2</td> <td>PLL</td> <td>0</td> <td></td> <td></td> <td></td>	Pin 198 - R4	CPU PLL LP2	PLL	0			
Pin         200         - F5         CPU_PLL_AGND         PLL         0         0           Pin         201         - T4         MUX_DIR         INPUT         165         0         0           Pin         202         - U2         CUU_PUSH         INPUT         164         0         0           Pin         204         - U1         VDD4         POWER         0         0         0           Pin         205         - T2         SYSAD_31         BIDIR         29         61         76         LOW           Pin         206         - R3         SYSAD_29         BIDIR         26         58         76         LOW           Pin         209         R2         SYSAD_28         BIDIR         26         57         76         LOW           Pin         210         - NS         NC         0         0         0         0           Pin         211         - P3         SYSAD_28         BIDIR         23         57         6         LOW           Pin         212         N4         NC         0         0         0         0           Pin         213         R1         VSSAD_20	Pin 199 - U3	CPII PII, I,P1	PLT.				
Pin       201       T4       MUX_DIR       INPUT       165       0       0         Pin       203       T3       VSS       POWER       0       0       0         Pin       203       T3       VSS       POWER       0       0       0         Pin       205       T2       SYSAD_30       BIDIR       29       61       76       LOW         Pin       206       R3       SYSAD_29       BIDIR       28       60       76       LOW         Pin       208       P4       SYSAD_28       BIDIR       25       57       76       LOW         Pin       209       R2       SYSAD_28       BIDIR       24       56       76       LOW         Pin 210       N5       NC       0 <td< td=""><td>Pin 200 - P5</td><td>CPU PLL AGND</td><td>PLT.</td><td></td><td></td><td></td><td></td></td<>	Pin 200 - P5	CPU PLL AGND	PLT.				
Pin       202       - U2       CPU_PUSH       INPUT       164       0       0         Pin       203       - T3       VSS       POWER       0       0       0         Pin       204       - U1       VDD4       POWER       0       0       0         Pin       205       - T2       SYSAD_31       BIDIR       29       61       76       LOW         Pin       206       - R3       SYSAD_29       BIDIR       26       58       76       LOW         Pin       209       R2       SYSAD_28       BIDIR       25       57       76       LOW         Pin       210       NS       SYSAD_26       BIDIR       23       55       76       LOW         Pin       211       P3       SYSAD_26       BIDIR       21       53       76       LOW         Pin       213       R1       VSS       POWER       0       0       0         Pin       213       R1       VSS       POWER       0       0       0         Pin       214       M5       VSS       POWER       0       0       0         Pin       213       <		MIX DIR					
Pin       203       T       VSS       POWER       0       0         Pin       205       T       YSAD_31       BIDIR       29       61       76       LOW         Pin       206       R       SYSAD_30       BIDIR       28       60       76       LOW         Pin       206       R       SYSAD_29       BIDIR       26       58       76       LOW         Pin       208       P4       SYSAD_27       BIDIR       24       56       76       LOW         Pin       209       R2       SYSAD_27       BIDIR       24       56       76       LOW         Pin       210       NS       POWER       0       0       0         Pin       212       N4       NC       0       0       0         Pin       213       R1       VSS       POWER       0       0       0         Pin       216       M3       SYSAD_23       BIDIR       22       53       76       LOW         Pin       217       N3       SYSAD_23       BIDIR       20       52       75       LOW         Pin       219       P1       SYSAD_							
Pin       204       VDD4       POWER       0       0         Pin       206       - T2       SYSAD_31       BIDIR       29       61       76       LOW         Pin       206       - R3       SYSAD_30       BIDIR       28       60       76       LOW         Pin       206       - R4       SYSAD_29       BIDIR       26       58       76       LOW         Pin       209       - R2       SYSAD_28       BIDIR       25       57       76       LOW         Pin       210       - N5       NC       0       0       0       0         Pin       212       - N4       NC       0       0       0       0       0         Pin       212       - N4       NC       0 <td></td> <td>VSS</td> <td>POWER</td> <td></td> <td></td> <td></td> <td></td>		VSS	POWER				
Pin 206 - R3SYSAD 30BIDIR286076LOWPin 207 - T1SYSAD 29BIDIR265876LOWPin 209 - R2SYSAD 28BIDIR245676LOWPin 209 - R2SYSAD 27BIDIR245676LOWPin 210 - N5NC0000Pin 211 - P3SYSAD 26BIDIR235576LOWPin 212 - N4NC00000Pin 213 - R1VSSPOWER0000Pin 215 - P2VDD4POWER0000Pin 216 - M4SYSAD 25BIDIR215376LOWPin 218 - M3SYSAD 23BIDIR205275LOWPin 219 - P1SYSAD 20BIDIR195175LOWPin 220 - L3SYSAD 20BIDIR185075LOWPin 222 - L5SYSAD 19BIDIR154775LOWPin 223 - M2SYSAD 17BIDIR144675LOWPin 225 - L2SYSAD 14BIDIR144674LOWPin 226 - K4NC0000Pin 227 - K2VDD4POWER000Pin 228 - K5SYSAD 13BIDIR104274LOWPin 230 - K3SYSAD 13BIDIR104274LOWPin 231 - H1	Pin 203 - II1		POWER				
Pin 206 - R3SYSAD 30BIDIR286076LOWPin 207 - T1SYSAD 29BIDIR265876LOWPin 209 - R2SYSAD 28BIDIR245676LOWPin 209 - R2SYSAD 27BIDIR245676LOWPin 210 - N5NC0000Pin 211 - P3SYSAD 26BIDIR235576LOWPin 212 - N4NC00000Pin 213 - R1VSSPOWER0000Pin 215 - P2VDD4POWER0000Pin 216 - M4SYSAD 25BIDIR215376LOWPin 218 - M3SYSAD 23BIDIR205275LOWPin 219 - P1SYSAD 20BIDIR195175LOWPin 220 - L3SYSAD 20BIDIR185075LOWPin 222 - L5SYSAD 19BIDIR154775LOWPin 223 - M2SYSAD 17BIDIR144675LOWPin 225 - L2SYSAD 14BIDIR144674LOWPin 226 - K4NC0000Pin 227 - K2VDD4POWER000Pin 228 - K5SYSAD 13BIDIR104274LOWPin 230 - K3SYSAD 13BIDIR104274LOWPin 231 - H1	Pin 201 = T2	SVSAD 31	BIDIR				T.OW
Pin207- T1SYSAD_29BIDIR265876LOWPin208PASYSAD_27BIDIR245676LOWPin210- NSNC000Pin211- P3SYSAD_26BIDIR235576LOWPin212- NSNC0000Pin212- NSNC0000Pin213- R1VSSPOWER000Pin214- M5VSSPOWER000Pin215- P2VDD4POWER000Pin216- M4SYSAD_24BIDIR215376LOWPin217- N3SYSAD_23BIDIR225476LOWPin219- P1SYSAD_22BIDIR195175LOWPin220- L3SYSAD_12BIDIR185075LOWPin221- N2SYSAD_13BIDIR144675LOWPin223- M2SYSAD_14BIDIR134575LOWPin224- L4SYSAD_15BIDIR144675LOWPin225- L2SYSAD_14BIDIR144675LOWPin226- K2VDAPOWER000Pin	Pin 206 - R3	SYSAD 30	BIDIR				
Pin       208       - P4       SYSAD_28       BIDIR       25       57       76       LOW         Pin       200       - R2       SYSAD_27       BIDIR       24       56       76       LOW         Pin       211       - R3       SYSAD_26       BIDIR       23       55       76       LOW         Pin       212       - N4       NC       0       0       0         Pin       213       - R1       VSS       POWER       0       0       0         Pin       214       - M5       VSS       POWER       0       0       0       0         Pin       215       - P2       VD4       POWER       0       0       0       0         Pin       216       - M4       SYSAD_24       BIDIR       22       54       76       LOW         Pin       217       - N3       SYSAD_23       BIDIR       19       51       75       LOW         Pin       219       - P1       SYSAD_20       BIDIR       19       51       75       LOW         Pin       221       - N2       SYSAD_121       BIDIR       14       46       75       LOW	Pin 200 = T1	SYSAD 29	BIDIR	26			
Pin $210 - N5$ NC000Pin $211 - P3$ SYSAD_26BIDIR $23$ $55$ $76$ LOWPin $213 - R1$ VSSPOWER000Pin $213 - R1$ VSSPOWER000Pin $214 - M5$ VSSPOWER000Pin $215 - P2$ VDD4POWER000Pin $216 - M4$ SYSAD_24BIDIR $21$ $53$ $76$ LOWPin $217 - N3$ SYSAD_25BIDIR $22$ $54$ $76$ LOWPin $217 - N3$ SYSAD_22BIDIR $19$ $51$ $75$ LOWPin $210 - L3$ SYSAD_23BIDIR $19$ $51$ $75$ LOWPin $221 - N2$ SYSAD_20BIDIR $17$ $49$ $75$ LOWPin $222 - L5$ SYSAD_10BIDIR $15$ $47$ $75$ LOWPin $223 - M2$ SYSAD_18BIDIR $13$ $45$ $75$ LOWPin $225 - L2$ SYSAD_16BIDIR $13$ $45$ $75$ LOWPin $226 - K4$ VDAPOWER000Pin $226 - K4$ VD4POWER000Pin $226 - L2$ SYSAD_15BIDIR $11$ $43$ $74$ LOWPin $226 - L2$ SYSAD_14BIDIR $10$ $42$ $74$ LOWPin $230 - K3$ <t< td=""><td>Pin 208 - P4</td><td>SYSAD 28</td><td>BIDIR</td><td>25</td><td></td><td></td><td></td></t<>	Pin 208 - P4	SYSAD 28	BIDIR	25			
Pin $210 - N5$ NC000Pin $211 - P3$ SYSAD_26BIDIR $23$ $55$ $76$ LOWPin $213 - R1$ VSSPOWER000Pin $213 - R1$ VSSPOWER000Pin $214 - M5$ VSSPOWER000Pin $215 - P2$ VDD4POWER000Pin $216 - M4$ SYSAD_24BIDIR $21$ $53$ $76$ LOWPin $217 - N3$ SYSAD_25BIDIR $22$ $54$ $76$ LOWPin $217 - N3$ SYSAD_22BIDIR $19$ $51$ $75$ LOWPin $210 - L3$ SYSAD_23BIDIR $19$ $51$ $75$ LOWPin $221 - N2$ SYSAD_20BIDIR $17$ $49$ $75$ LOWPin $222 - L5$ SYSAD_10BIDIR $15$ $47$ $75$ LOWPin $223 - M2$ SYSAD_18BIDIR $13$ $45$ $75$ LOWPin $225 - L2$ SYSAD_16BIDIR $13$ $45$ $75$ LOWPin $226 - K4$ VDAPOWER000Pin $226 - K4$ VD4POWER000Pin $226 - L2$ SYSAD_15BIDIR $11$ $43$ $74$ LOWPin $226 - L2$ SYSAD_14BIDIR $10$ $42$ $74$ LOWPin $230 - K3$ <t< td=""><td>Pin 200 = R2</td><td>SYSAD 27</td><td></td><td></td><td></td><td></td><td></td></t<>	Pin 200 = R2	SYSAD 27					
Pin211 $-$ P3SYSAD_26BIDIR235576LOWPin212 $-$ N4NC000Pin213 $-$ R1VSSPOWER000Pin215 $-$ P2VDD4POWER000Pin215 $-$ P2VDD4POWER000Pin216 $-$ M4SYSAD_24BIDIR215376LOWPin217 $-$ N3SYSAD_25BIDIR205275LOWPin219 $-$ P1SYSAD_22BIDIR195175LOWPin220 $-$ L3SYSAD_20BIDIR185075LOWPin221 $-$ N2SYSAD_13BIDIR154775LOWPin223 $-$ M2SYSAD_17BIDIR134575LOWPin225 $-$ L2SYSAD_16BIDIR134575LOWPin226 $-$ K4NC0000Pin227 $-$ K2VD4POWER000Pin228 $-$ K5SYSAD_13BIDIR114374LOWPin230 $-$ K3SYSAD_12BIDIR84074LOWPin231 $-$ H1SYSAD_12BIDIR84074LOWPin233 $-$ H2NDNC		SIGAD_2 /					HOM
Pin212 $-$ NC $0$ $0$ $0$ Pin213 $-$ R1VSSPOWER $0$ $0$ $0$ Pin214 $-$ M5VSSPOWER $0$ $0$ $0$ Pin215 $-$ P2VDD4POWER $0$ $0$ $0$ Pin216 $-$ M4SYSAD_24BIDIR $21$ $53$ $76$ $LOW$ Pin $216$ $-$ M4SYSAD_25BIDIR $22$ $54$ $76$ $LOW$ Pin $216$ $-$ M3SYSAD_22BIDIR $22$ $54$ $76$ $LOW$ Pin $216$ $-$ M3SYSAD_23BIDIR $22$ $54$ $76$ $LOW$ Pin $219$ $-$ P1SYSAD_22BIDIR $19$ $51$ $75$ $LOW$ Pin $220$ $-$ L3SYSAD_21BIDIR $18$ $50$ $75$ $LOW$ Pin $223$ $-$ M2SYSAD_19BIDIR $15$ $47$ $75$ $LOW$ Pin $223$ $-$ M2SYSAD_17BIDIR $13$ $45$ $75$ $LOW$ Pin $226$ $-$ K4NC $0$ $0$ $0$ Pin $236$ $-$ J3SYSAD_12B		SVSAD 26					T.OW
Pin213 $=$ R1VSSPOWER000Pin214 $=$ M5VSSPOWER000Pin215 $=$ P2VDD4POWER000Pin216 $=$ M4SYSAD_24BIDIR215376LOWPin217 $=$ N3SYSAD_25BIDIR225476LOWPin218 $=$ M3SYSAD_22BIDIR205275LOWPin219 $=$ P1SYSAD_22BIDIR195175LOWPin220 $=$ L3SYSAD_22BIDIR195175LOWPin221 $=$ L3SYSAD_20BIDIR174975LOWPin223 $=$ M2SYSAD_19BIDIR154775LOWPin223 $=$ M2SYSAD_17BIDIR144675LOWPin224 $=$ L4SYSAD_17BIDIR134575LOWPin225 $=$ L2SYSAD_15BIDIR114374LOWPin226 $=$ K4NC0000Pin231 $=$ H1SYSAD_12BIDIR84074LOWPin232 $=$ J3SYSAD_13BIDIR94174LOWPin231 $=$ H1SYSAD_12BIDIR84074LOWPin	D = 010 N4	—					HOM
Pin 218 - M3       SYSAD_23       BIDIR       20       52       75       LOW         Pin 219 - P1       SYSAD_22       BIDIR       19       51       75       LOW         Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_10       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_18       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0	Pin 212 = R1	VSS					
Pin 218 - M3       SYSAD_23       BIDIR       20       52       75       LOW         Pin 219 - P1       SYSAD_22       BIDIR       19       51       75       LOW         Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_10       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_19       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0	Pin 213 - M5	VSS					
Pin 218 - M3       SYSAD_23       BIDIR       20       52       75       LOW         Pin 219 - P1       SYSAD_22       BIDIR       19       51       75       LOW         Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_10       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_18       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0	Din 214 D2	V55 VD4	POWER				
Pin 218 - M3       SYSAD_23       BIDIR       20       52       75       LOW         Pin 219 - P1       SYSAD_22       BIDIR       19       51       75       LOW         Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_10       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_18       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0	Pin 216 - M4	SVSAD 24	BIDIR				T.OW
Pin 218 - M3       SYSAD_23       BIDIR       20       52       75       LOW         Pin 219 - P1       SYSAD_22       BIDIR       19       51       75       LOW         Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_10       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_18       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0	Pin 217 - N3	SYSAD 25	BIDIR				
Pin 219 - P1       SYSAD_22       BIDIR       19       51       75       LOW         Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_20       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_19       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_16       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0       0       0       0       0         Pin 230 - K3       SYSAD_13       BIDIR       11       43       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 232 - J3       SYSAD_10	Pin 218 - M3	SYSAD 23	BIDIR				
Pin 220 - L3       SYSAD_21       BIDIR       18       50       75       LOW         Pin 221 - N2       SYSAD_20       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_19       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0							
Pin 221 - N2       SYSAD_20       BIDIR       17       49       75       LOW         Pin 222 - L5       SYSAD_19       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0         Pin 227 - K2       VDD4       POWER       0       0       0       0       0       0         Pin 229 - J2       SYSAD_15       BIDIR       11       43       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       10       42       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 233 - H2       NC       0       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       35       67       74       LOW         Pin 235 - H3							
Pin 222 - L5       SYSAD_19       BIDIR       15       47       75       LOW         Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0       0       0         Pin 227 - K2       VD4       POWER       0       0       0       0       0         Pin 228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_12       BIDIR       8       40       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 233 - H2       NC       0       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       35       67       74       LOW         Pin 235 - H3       SYSAD_8							
Pin 223 - M2       SYSAD_18       BIDIR       14       46       75       LOW         Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0         Pin 227 - K2       VD4       POWER       0       0       0         Pin 228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_12       BIDIR       8       40       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 233 - H2       NC       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_8       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_7       BIDIR       33       65       73       LOW<							
Pin 224 - L4       SYSAD_17       BIDIR       13       45       75       LOW         Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0       0         Pin 227 - K2       VDD4       POWER       0       0       0         Pin 228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin 233 - H2       NC       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_8       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_7       BIDIR       33       65       73       LOW<		—					
Pin 225 - L2       SYSAD_16       BIDIR       12       44       75       LOW         Pin 226 - K4       NC       0       0       0         Pin 227 - K2       VDD4       POWER       0       0       0         Pin 228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin 233 - H2       NC       0       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_8       BIDIR       34       66       74       LOW         Pin 236 - J5       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW </td <td></td> <td>—</td> <td></td> <td></td> <td></td> <td></td> <td></td>		—					
Pin 226 - K4       NC       0       0       0         Pin 227 - K2       VDD4       POWER       0       0       0         Pin 228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin 233 - H2       NC       0       0       0       0       0         Pin 234 - J4       SYSAD_9       BIDIR       35       67       74       LOW         Pin 235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_7       BIDIR       33       65       73       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW <td></td> <td>—</td> <td></td> <td></td> <td></td> <td></td> <td></td>		—					
Pin       227 - K2       VDD4       POWER       0       0       0         Pin       228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin       229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin       230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin       231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin       232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin       233 - H2       NC       0       0       0       0       0         Pin       234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin       235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin       236 - J5       SYSAD_7       BIDIR       33       65       73       LOW         Pin       237 - G1       SYSAD_6       BIDIR       32       64       73       LOW         Pin       238 - H4       SYSAD_6       BIDIR		515AD_10					TOW
Pin 228 - K5       SYSAD_15       BIDIR       11       43       74       LOW         Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin 233 - H2       NC       0       0       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VD4       POWER       0       0       0       0							
Pin 229 - J2       SYSAD_14       BIDIR       10       42       74       LOW         Pin 230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin 231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin 232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin 233 - H2       NC       0       0       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VD4       POWER       0       0       0       0							TOM
Pin       230 - K3       SYSAD_13       BIDIR       9       41       74       LOW         Pin       231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin       232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin       233 - H2       NC       0       0       0       0       0         Pin       234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin       235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin       236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin       237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin       238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin       239 - G2       VD4       POWER       0       0       0							
Pin       231 - H1       SYSAD_12       BIDIR       8       40       74       LOW         Pin       232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin       233 - H2       NC       0       0       0       0         Pin       234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin       235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin       236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin       237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin       238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin       239 - G2       VD4       POWER       0       0       0       0							
Pin 232 - J3       SYSAD_11       BIDIR       7       39       74       LOW         Pin 233 - H2       NC       0       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VD4       POWER       0       0       0		—					
Pin 233 - H2       NC       0       0       0         Pin 234 - J4       SYSAD_10       BIDIR       6       38       74       LOW         Pin 235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VD4       POWER       0       0       0							
Pin 234 - J4SYSAD_10BIDIR63874LOWPin 235 - H3SYSAD_9BIDIR356774LOWPin 236 - J5SYSAD_8BIDIR346674LOWPin 237 - G1SYSAD_7BIDIR336573LOWPin 238 - H4SYSAD_6BIDIR326473LOWPin 239 - G2VD4POWER000		TI_UAGIG					тОм
Pin 235 - H3       SYSAD_9       BIDIR       35       67       74       LOW         Pin 236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VD4       POWER       0       0       0		CYCAD 10					T OM
Pin 236 - J5       SYSAD_8       BIDIR       34       66       74       LOW         Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VD4       POWER       0       0       0		—					
Pin 237 - G1       SYSAD_7       BIDIR       33       65       73       LOW         Pin 238 - H4       SYSAD_6       BIDIR       32       64       73       LOW         Pin 239 - G2       VDD4       POWER       0       0       0							
Pin 238 - H4         SYSAD_6         BIDIR 32         64         73         LOW           Pin 239 - G2         VDD4         POWER 0         0         0		—					
Pin 239 - G2 VDD4 POWER 0 0 0							
							LOM
Pin 240 - H5 VSS2_4 POWER 0 0 0							
	Pin 240 - H5	VSS2_4	POWER	U	U	U	

Pin Number	Name	Туре	In	Out	Enable	Active
Pin 241 - G3	SYSAD_5	BIDIR	31	63	73	LOW
Pin 242 - F1	SYSAD 4	BIDIR	30	62	73	LOW
Pin 243 - F2	SYSAD_3	BIDIR	27	59	73	LOW
Pin 244 - F3	SYSAD_2	BIDIR	16	48	73	LOW
Pin 245 – E1	SYSAD_1	BIDIR	36	68	73	LOW
Pin 246 - E2	SYSAD 0	BIDIR	5	37	73	LOW
Pin 247 – E3	SYSAD_PAR_3	BIDIR	3	71	77	LOW
Pin 248 - G4		NC	0	0	0	
Pin 249 - D2	SYSAD_PAR_2	BIDIR	2	70	77	LOW
Pin 250 - G5	SYSAD_PAR_1	BIDIR	4	72	77	LOW
Pin 251 - D3	SYSAD PAR 0	BIDIR	1	69	77	LOW
Pin 252 - F4	VDD4	POWER	0	0	0	
Pin 253 - C2	VSS	POWER	0	0	0	
Pin 254 - E4	MASDLY	INPUT	254	0	0	
Pin 255 - B2	SLVDLY	INPUT	257	0	0	
Pin 256 - F5	VDD3	POWER	0	0	0	
Pin 257 – D4		NC	0	0	0	

The pin number column shows the pin number/grid array location of each signal pin. The type column shows the direction of each signal pin. The in/out columns show the position of each signal pin within the top level boundary scan chain. The Enable column shows the position of each bidirectional signal pin's output enable control signal within the top level boundary scan chain.

The active columns the polarity for each output enable control signal.

For example, the input flop of SYSAD\_5 is the thirty-first element in the top level boundary scan chain, and the output flop of SYSAD\_5 is the sixty-third element in the scan chain. The enable signal for SYSAD\_5 is active low and is the seventy-third element in the top level scan chain.

# 4.0 MUX Pin Cross-Reference Listing (240 Pin Package)

Pin 	Number	Name	Туре	In 	Out	Enable	Active
Pin	1 - 1	VDD	POWER	0	0	0	
Pin	2 - 2	MC DLY	INPUT	255	0	0	
Pin	3 – 3	GIOSTB	INPUT	248	0	0	
Pin	4 - 4	GIOSEL	INPUT	247	0	0	
Pin	5 – 5	GIO_DATA_31	BIDIR	293	323	259	LOW
Pin	6 – 6	GIO_DATA_30	BIDIR	292	322	259	LOW
Pin		GIO_DATA_29	BIDIR	290	321	259	LOW
Pin		VSS	POWER	0	0	0	
Pin		VDD	POWER	0	0	0	TOM
Pin		GIO_DATA_28	BIDIR	289	320	259 259	LOW
Pin Pin	11 - 11 12 - 12	GIO_DATA_27 GIO DATA 26	BIDIR BIDIR	288 287	319 318	259	LOW LOW
Pin	12 - 12 13 - 13	GIO DATA 25	BIDIR	286	316	259	LOW
Pin	14 - 14	GIO DATA 24	BIDIR	285	315	259	LOW
Pin	15 - 15	VSS	POWER	0	0	0	LOW
Pin	16 - 16	VDD	POWER	0	0	0	
Pin	17 - 17	PAR FLUSH	INPUT	246	0	0	
Pin	18 - 18	CPUSEL	INPUT	162	0	0	
Pin	19 - 19	GIO_DATA_23	BIDIR	284	314	260	LOW
Pin	20 - 20	GIO_DATA_22	BIDIR	283	313	260	LOW
Pin	21 - 21	GIO_DATA_21	BIDIR	282	312	260	LOW
Pin	22 - 22	GIO_DATA_20	BIDIR	281	311	260	LOW
Pin	23 - 23	GIO_DATA_19	BIDIR	279	310	260	LOW
Pin	24 - 24	GIO_DATA_18	BIDIR	278	309	260	LOW
Pin	25 - 25	GIO_DATA_17	BIDIR	277	308	260	LOW
Pin	26 - 26	GIO_DATA_16	BIDIR	276	307	260	LOW
Pin	27 - 27	GIO_DATA_15	BIDIR	275	305	261	LOW
Pin Pin	28 - 28 29 - 29	GIO_DATA_14 VDD	BIDIR	274 0	304 0	261 0	LOW
Pin	30 - 30	VDD VSS	POWER POWER	0	0	0	
Pin	30 - 30 31 - 31	VSS VSS3	POWER	0	0	0	
Pin	32 - 32	GIO DATA 13	BIDIR	273	303	261	LOW
Pin	33 - 33	GIO DATA 12	BIDIR	272	302	261	LOW
Pin		GIO DATA 11	BIDIR	271	301	261	LOW
Pin	35 - 35	GIO DATA 10	BIDIR	270	300	261	LOW
Pin	36 - 36	GIO_DATA_9	BIDIR	268	299	261	LOW
Pin		GIO_DATA_8	BIDIR	267	298	261	LOW
Pin	38 - 38	GIO_DATA_7	BIDIR	266	297	262	LOW
Pin	39 - 39	GIO_DATA_6	BIDIR	265	296	262	LOW
Pin	40 - 40	GIO_DATA_5	BIDIR	264	325	262	LOW
Pin		GIO_DATA_4	BIDIR	294	324	262	LOW
Pin	42 - 42	VDD	POWER	0	0	0	
Pin Pin		VSS	POWER	0	0	0	TOM
Pin Pin		GIO_DATA_3 GIO DATA 2	BIDIR BIDIR	291 280	317 306	262 262	LOW LOW
Pin		GIO DATA 1	BIDIR	269	326	262	LOW
Pin		GIO DATA 0	BIDIR	263	295	262	LOW
Pin	48 - 48	GIO PAR 3	BIDIR	330	334	258	LOW
Pin		GIO PAR 2	BIDIR	329	333	258	LOW
Pin	50 - 50	GIO PAR 1	BIDIR	328	332	258	LOW
Pin	51 - 51	GIO PAR 0	BIDIR	327	331	258	LOW
Pin	52 - 52	GRAPHICS_1	INPUT	250	0	0	
Pin	53 - 53	GRAPHICS_0	INPUT	249	0	0	
Pin	54 - 54	GRXDLY_2	INPUT	334	0	0	
Pin	55 - 55	GRXDLY_1	INPUT	253	0	0	
Pin	56 - 56	GRXDLY_0	INPUT	251	0	0	
Pin	57 - 57	GIO_PLL_LP1	PLL	0	0	0	
Pin	58 - 58	VDD	POWER	0	0	0	
Pin	59 - 59	VSS	POWER	0	0	0	
Pin	60 - 60	VDD3	POWER	0	0	0	

Pin Number	Name	Туре	In 	Out	Enable	Active
Pin 61 - 61	VDD	POWER	0	0	0	
Pin 62 - 62	VSS	POWER	0	0	0	
Pin 63 - 63	GIO PLL LP2	PLL	0	0	0	
Pin 64 - 64	GIOCLK	CLOCK	0	0	0	
Pin 65 – 65		PLL	0	0	0	
Pin 66 – 66	GIO_PLL_AGND GIO_PLL_VSS	POWER	0	0	0	
Pin 67 – 67	GIO PLL VDD	POWER	0	0	0	
Pin 68 - 68	MEM A 31	BIDIR	199	87	83	LOW
Pin 69 - 69	MEM_A_30	BIDIR	198	88	83	LOW
Pin 70 - 70	MEM_A_29	BIDIR	197	89	83	LOW
Pin 71 – 71	MEM_A_28	BIDIR	196	90	83	LOW
Pin 72 – 72	MEM_A_27	BIDIR	195	91	83	LOW
Pin 73 - 73	MEM_A_26	BIDIR	194	92	83	LOW
Pin 74 – 74	VSS2	POWER	0	0	0	
Pin 75 – 75	VDD	POWER	0	0	0	
Pin 76 – 76	MEM_A_25	BIDIR	193	93	83	LOW
Pin 77 – 77	MEM_A_24	BIDIR	192	94	83	LOW
Pin 78 - 78	MEM_A_23	BIDIR	191	95	84	LOW
Pin 79 - 79	MEM_A_22	BIDIR	190	96	84	LOW
Pin 80 - 80	MEM_A_21	BIDIR	189	97	84	LOW
Pin 81 - 81	MEM_A_20	BIDIR	188	98	84	LOW
Pin 82 - 82	MEM_A_19	BIDIR	187	99	84	LOW
Pin 83 - 83	MEM_A_18	BIDIR	186	100	84	LOW
Pin 84 - 84	MEM_A_17	BIDIR	185	101	84	LOW
Pin 85 - 85 Pin 86 - 86	MEM_A_16		184	102 0	84 0	LOW
Pin 87 - 87 Pin 87 - 87	VSS3 VSS	POWER POWER	0 0	0	0	
Pin 88 - 88	VDD	POWER	0	0	0	
Pin 89 - 89	MEM A 15	BIDIR	183	103	85	LOW
Pin 90 - 90	MEM A 14	BIDIR	182	104	85	LOW
Pin 91 - 91	MEM A 13	BIDIR	181	105	85	LOW
Pin 92 - 92	MEM A 12	BIDIR	180	106	85	LOW
Pin 93 - 93	MEM A 11	BIDIR	179	107	85	LOW
Pin 94 - 94	MEM_A_10	BIDIR	178	108	85	LOW
Pin 95 - 95	MEM_A_9	BIDIR	177	109	85	LOW
Pin 96 - 96	MEM A 8	BIDIR	176	110	85	LOW
Pin 97 – 97	MEM A 7	BIDIR		111	86	LOW
Pin 98 - 98	MEM A 6	BIDIR	174	112	86	LOW
Pin 99 - 99	PAR_ERR_3	OUTPUT	0	240	0	
Pin 100 - 100	PAR_ERR_2	OUTPUT	0	239	0	
Pin 101 - 101	PAR_ERR_1	OUTPUT	0	241	0	
Pin 102 - 102	PAR_ERR_0	OUTPUT	0	238	0	
Pin 103 - 103	VDD	POWER	0	0	0	
Pin 104 - 104	VSS	POWER	0	0	0	
Pin 105 - 105	MEM_A_5	BIDIR	173	113	86	LOW
Pin 106 - 106	MEM_A_4	BIDIR	172	114	86	LOW
Pin 107 - 107	MEM_A_3	BIDIR	171	115	86	LOW
Pin 108 - 108	MEM_A_2	BIDIR	170	116	86	LOW
Pin 109 - 109	MEM_A_1	BIDIR	169	117	86	LOW
Pin 110 - 110	MEM_A_0	BIDIR	166	118	86	LOW
Pin 111 - 111	MEM_A_PAR_3	BIDIR	168	119	82	LOW
Pin 112 - 112	MEM_A_PAR_2	BIDIR	167	120	82	LOW
Pin 113 - 113 Din 114 - 114	MEM_A_PAR_1	BIDIR	201	121 122	82 82	LOW
Pin 114 – 114 Pin 115 – 115	MEM_A_PAR_0 TP1	BIDIR TEST	200 0	122	82 0	LOW
Pin 115 - 115 Pin 116 - 116	TPO	TEST	0	0	0	
Pin 118 - 118 Pin 117 - 117	JTDO	JTAG	0	0	0	
Pin 117 - 117 Pin 118 - 118	JTMS	JTAG	0	0	0	
Pin 119 - 119	VSS	POWER	0	0	0	
Pin 120 - 120	VDD	POWER	0	0	0	
000	-		-	-	-	

Pin Number	Name	Туре	In 	Out	Enable	Active
Pin 121 - 121	VDD3	POWER	0	0	0	
Pin 122 - 122	PLL RESET N	PLL	0	0	0	
Pin 123 - 123	ENTEI	OTHER	0	0	0	
Pin 124 - 124	JTDI	JTAG	0	0	0	
Pin 125 – 125	JTCK	JTAG	0	0	0	
Pin 126 - 126	CPU_MEM_OE	INPUT	163	0	0	
Pin 127 - 127	MEM_B_31	BIDIR	235	123	78	LOW
Pin 128 - 128	MEM_B_30	BIDIR	234	124	78	LOW
Pin 129 - 129	MEM_B_29	BIDIR	233	125	78	LOW
Pin 130 - 130	MEM_B_28	BIDIR	232	126	78	LOW
Pin 131 - 131	MEM_B_27	BIDIR	231	127	78	LOW
Pin 132 - 132	MEM_B_26 VSS	BIDIR	230	128	78 0	LOW
Pin 133 - 133 Pin 134 - 134	VSS VDD	POWER	0 0	0	0	
Pin 134 - 134 Pin 135 - 135	MEM B 25	POWER BIDIR	229	0 129	78	LOW
Pin 136 - 136	MEM_B_23 MEM_B_24	BIDIR	229		78	LOW
Pin 137 - 137	MEM_B_23	BIDIR	227	131	79	LOW
Pin 138 - 138	MEM_B_22	BIDIR	226	132	79	LOW
Pin 139 - 139	MEM B 21	BIDIR	225	133	79	LOW
Pin 140 - 140	MEM B 20	BIDIR	224	134	79	LOW
Pin 141 - 141	MEM B 19	BIDIR	223	135	79	LOW
Pin 142 - 142	MEM B 18	BIDIR	222	136	79	LOW
Pin 143 - 143	MEM B 17	BIDIR	221	137	79	LOW
Pin 144 - 144	MEM B 16	BIDIR	220	138	79	LOW
Pin 145 - 145	CEN_FIFO	INPUT	161	0	0	
Pin 146 - 146	BEN_CTRL	INPUT	160	0	0	
Pin 147 – 147	AEN_MEM	INPUT	159	0	0	
Pin 148 - 148	VSS2	POWER	0	0	0	
Pin 149 - 149	VSS3	POWER	0	0	0	
Pin 150 - 150	VDD	POWER	0	0	0	
Pin 151 - 151	MEM_B_15	BIDIR	219	139	80	LOW
Pin 152 - 152	MEM_B_14	BIDIR	218	140	80	LOW
Pin 153 - 153 Pin 154 - 154	MEM_B_13	BIDIR	217	141	80	LOW
Pin 154 - 154 Pin 155 - 155	MEM_B_12 MEM B 11	BIDIR BIDIR	216 215	142 143	80 80	LOW LOW
Pin 156 - 156	MEM_B_11 MEM_B_10	BIDIR	214	143	80	LOW
Pin 157 - 157	MEM B 9	BIDIR	213	145	80	LOW
Pin 158 - 158	MEM B 8	BIDIR	212	146	80	LOW
Pin 159 - 159	MEM B 7	BIDIR	211	147	81	LOW
Pin 160 - 160	MEM B 6	BIDIR	210	148	81	LOW
Pin 161 - 161	DATA SEL 2	INPUT	244	0	0	
Pin 162 - 162	DATA_SEL_1	INPUT	245	0	0	
Pin 163 - 163	DATA_SEL_0	INPUT	243	0	0	
Pin 164 - 164	READ	INPUT	256	0	0	
Pin 165 - 165	VDD	POWER	0	0	0	
Pin 166 - 166	VSS	POWER	0	0	0	
Pin 167 - 167	MEM_B_5	BIDIR	209	149	81	LOW
Pin 168 - 168	MEM_B_4	BIDIR	208	150	81	LOW
Pin 169 - 169	MEM_B_3	BIDIR	207	151	81	LOW
Pin 170 - 170	MEM_B_2	BIDIR	206	152	81	LOW
Pin 171 - 171	MEM_B_1	BIDIR	205	153	81	LOW
Pin 172 - 172	MEM_B_O	BIDIR	202	154 155	81 82	LOW
Pin 173 - 173 Pin 174 - 174	MEM_B_PAR_3	BIDIR BIDIR	204 203	155 156	82 82	LOW LOW
Pin 175 - 175	MEM_B_PAR_2 MEM B PAR 1	BIDIR BIDIR	203 237	156 157	82 82	LOW LOW
Pin 175 - 175 Pin 176 - 176	MEM_B_PAR_1 MEM_B_PAR_0	BIDIR BIDIR	237	157	82	LOW
Pin 178 $-$ 178 Pin 177 $-$ 177	RESET N	INPUT	230	0	0	10M
Pin 178 - 178	VDD	POWER	0	0	0	
Pin 179 - 179	VSS	POWER	0	0	0	
Pin 180 - 180	VDD3	POWER	0	0	0	

Pin Number	Name	Туре	In 	Out	Enable	Active
Pin 181 - 181	VDD	POWER	0	0	0	
Pin 182 - 182	CPU_PLL_VDD	POWER	0	0	0	
	CPU_PLL_VSS	POWER	0	0	0	
Pin 184 - 184	CPU_CLK		0	0	0	
Pin 185 - 185	CPU_PLL_LP2	PLL	0	0	0	
	CPU_PLL_LP1	PLL	0	0	0	
Pin 187 – 187	CPU_PLL_AGND MUX DIR	PLL	0	0	0	
Pin 188 - 188		INPUT	165	0	0	
Pin 189 - 189	CPU_PUSH	INPUT	164	0	0	
Pin 190 - 190	VSS	POWER	0	0	0	
Pin 191 – 191	VDD4	POWER	0	0	0	
Pin 192 - 192	SYSAD_31	BIDIR	29	61	76	LOW
Pin 193 - 193	SYSAD_30 SYSAD_29	BIDIR	28	60	76	LOW
Pin 194 - 194	SYSAD_29	BIDIR	26	58	76	LOW
Pin 195 - 195	SYSAD_28		25	57		LOW
Pin 196 - 196	SYSAD_27		24	56		LOW
Pin 197 - 197	SYSAD_26	BIDIR	23	55	76	LOW
Pin 198 - 198	VSS	POWER	0	0	0	
Pin 199 - 199	VDD4	POWER	0	0	0	T ON
Pin 200 - 200	SYSAD_25	BIDIR	22	54 52	76 76	LOW
Pin 201 - 201	SYSAD_24	BIDIR	21	53	76	LOW
Pin 202 - 202 Pin 203 - 203	SYSAD_23 SYSAD_22	BIDIR	20 19	52 51	75 75	LOW
$\begin{array}{r} \text{Pin } 203 = 203 \\ \text{Pin } 204 = 204 \end{array}$	SYSAD_22 SYSAD_21	BIDIR BIDIR	19 18	51	75 75	LOW LOW
Pin $204 - 204$ Pin 205 - 205	SYSAD_20	BIDIR BIDIR	10	49	75	LOW
Pin 205 - 205 Pin 206 - 206	SYSAD_20 SYSAD_19	BIDIR BIDIR	15	49		LOW
Pin 200 - 200 Pin 207 - 207	SYSAD 18	BIDIR	14	46		LOW
Pin 208 - 208	SYSAD 17		13	45		LOW
Pin 209 - 209	SYSAD_16	BIDIR	12	44		LOW
Pin 210 - 210	VSS	POWER	0	0	0	1011
Pin 211 - 211		POWER	0	0	0	
Pin 212 - 212	VSS3_4 VDD4	POWER	0	0	0	
Pin 213 - 213	SYSAD 15	BIDIR	11	43		LOW
Pin 214 - 214	SYSAD 14	BIDIR	10	42		LOW
Pin 215 – 215	SYSAD 13	BIDIR	9	41	74	LOW
Pin 216 - 216	SYSAD 12	BIDIR	8	40	74	LOW
Pin 217 – 217	SYSAD_11	BIDIR	7	39	74	LOW
Pin 218 - 218	SYSAD_10	BIDIR	6	38	74	LOW
Pin 219 - 219	SYSAD_9	BIDIR	35	67	74	LOW
Pin 220 - 220	SYSAD_8	BIDIR	34	66	74	LOW
Pin 221 – 221	SYSAD_7	BIDIR	33	65	73	LOW
Pin 222 - 222	SYSAD_6	BIDIR	32	64	73	LOW
Pin 223 - 223	VDD4	POWER	0	0	0	
Pin 224 - 224	VSS2_4	POWER	0	0	0	
Pin 225 – 225	SYSAD_5	BIDIR	31	63	73	LOW
Pin 226 - 226	SYSAD_4	BIDIR	30	62	73	LOW
Pin 227 - 227	SYSAD_3	BIDIR	27	59	73	LOW
Pin 228 - 228	SYSAD_2	BIDIR	16	48	73	LOW
Pin 229 - 229	SYSAD_1	BIDIR	36	68	73	LOW
Pin 230 - 230	SYSAD_0	BIDIR	5	37	73	LOW
Pin 231 - 231	SYSAD_PAR_3	BIDIR	3	71	77	LOW
Pin 232 - 232	SYSAD_PAR_2	BIDIR	2	70	77	LOW
Pin 233 - 233	SYSAD_PAR_1	BIDIR	4	72	77	LOW
Pin 234 - 234	SYSAD_PAR_0	BIDIR	1	69	77	LOW
Pin 235 - 235 Pin 236 - 236	VDD4	POWER	0	0	0	
Pin 236 - 236 Pin 237 - 237	VSS MASDLY	POWER	0 254	0	0	
$\begin{array}{r} \text{Pin } 237 = 237 \\ \text{Pin } 238 = 238 \end{array}$	MASDLY SLVDLY	INPUT INPUT	254 257	0 0	0 0	
Pin 238 $-$ 238 Pin 239 $-$ 239	VDD3	POWER	257	0	0	
Pin 239 - 239 Pin 240 - 240		NC	0	0	0	
			0	5	v	

## 5.0 MUX Output Drive Strengths

The Following table shows the drive strengths and associated LSI100K IO components for the MUX outputs:

Bus	LSI IO Component	Drive Strength	Voltage
SYSAD	BD4TL	4 mA TTL	3 Volt
GIO(3116)	BD8TRPU	8 mA TTL w/ Pullup	5 Volt
		(moderate Slew Rate Control)	
GIO(150)	BD8TRP	8 mA TTL	5 Volt
		(moderate Slew Rate Control)	
MEM_A	BD4T	4 mA TTL	5 Volt
MEM_B	BD4T	4 mA TTL	5 Volt
PAR_ERR	BT4M	4 mA TTL w/ Tri-State enable	5 Volt
JTDO	B4	4 mA	5 Volt

## 6.0 MUX Input Buffers

The Following table shows the input buffers used for each MUX input signal:

SYSADBD4TL3 VoltGIO(3116)BD8TRPUPulled-upGIO(310)BD8TRPMEM_ABD4TGIOSELTLCHTCPUSELTLCHTCPU_PUSHTLCHTCPU_MEM_OETLCHT	Signal
GIO(310)BD8TRPMEM_ABD4TMEM_BBD4TGIOSELTLCHTCPUSELTLCHTCPU_PUSHTLCHTCPU_MEM_OETLCHT	
MEM_ABD4TMEM_BBD4TGIOSELTLCHTCPUSELTLCHTCPU_PUSHTLCHTCPU_MEM_OETLCHT	GIO(3116)
MEM_BBD4TGIOSELTLCHTCPUSELTLCHTCPU_PUSHTLCHTCPU_MEM_OETLCHT	GIO(310)
GIOSEL TLCHT CPUSEL TLCHT CPU_PUSH TLCHT CPU_MEM_OE TLCHT	MEM_A
CPUSEL TLCHT CPU_PUSH TLCHT CPU_MEM_OE TLCHT	MEM_B
CPU_PUSH TLCHT CPU_MEM_OE TLCHT	GIOSEL
CPU_MEM_OE TLCHT	
	CPU_PUSH
DATA_SEL TLCHT	DATA_SEL
MUX_DIR TLCHT	MUX_DIR
GRAPHICS TLCHT	GRAPHICS
AEN_MEM TLCHT	—
BEN_CTRL TLCHT	
CEN_FIFO TLCHT	_
GIOSTB TLCHT	GIOSTB
PAR_FLUSH TLCHT	PAR_FLUSH
MASDLY TLCHT	MASDLY
SLVDLY TLCHT	SLVDLY
MC_DLY TLCHT	MC_DLY
READ TLCHT	
GRXDLY TLCHT	
GIO_CLK DDRV	_
CPU_CLK DDRV	
RESET_N TLCHT	RESET_N
JTDI TLCHTU Pulled-up	JTDI
JTMS TLCHTU Pulled-up	
PLL_RESET_N TLCHTU Pulled-up	
TPO TLCHTU Pulled-up	TPO
TP1 TLCHTU Pulled-up	
ENTEI TLCHN Inverted	
PLL_VSS RDDRV	—
PLL_VDD RDDRV	_
PLL_LP2 RDDRVPD	
PLL_AGND RDDRVO	PLL_AGND

## 7.0 MUX Set-up Times

The Following tables shows the setup times for the MUX inputs:

Signal	<u>Set-up Time(ns)</u>
SYSAD	5.18 (to cpu clk)
GIO	3.81 (to gio_clk)
MEM A	4.71 (to cpu clk)
MEM A	4.10 (to gio_clk)
MEM_B	4.71 (to cpu_clk)
MEM_B	4.10 (to gio_clk)
CPU_PUSH	3.65 (to cpu_clk)
CPU_MEM_OE	3.76 (to cpu_clk)
DATA_SEL	3.50 (to gio_clk)
DATA_SEL	3.67 (to cpu_clk)
MUX_DIR	3.65 (to gio_clk)
MUX_DIR	3.82 (to cpu_clk)
GRAPHICS	3.99 (to gio_clk)
AEN_MEM	3.53 (to gio_clk)
AEN_MEM	3.70 (to cpu_clk)
BEN_CTRL	3.51 (to gio_clk)
BEN_CTRL	3.68 (to cpu_clk)
CEN_FIFO	3.56 (to gio_clk)
CEN_FIFO	3.73 (to cpu_clk)
GIOSTB	3.51 (to gio_clk)
PAR_FLUSH	3.78 (to gio_clk)
PAR_FLUSH	3.95 (to cpu_clk)
MASDLY	3.58 (to gio_clk)
SLVDLY	3.67 (to gio_clk)
MC_DLY	3.60 (to gio_clk)
READ	3.45 (to gio_clk)
GRXDLY	13.88 (to gio_clk)

### 8.0 MUX Hold Times

The Following tables shows the hold times for the MUX inputs:

Signal	Hold	<u>l Tir</u>	me(ns)
SYSAD	-2.78	(to	cpu clk)
GIO	-1.61	(to	gio clk)
MEM_A	-2.58	(to	cpu_clk)
MEM_A	-1.87	(to	gio_clk)
MEM_B	-2.59	(to	cpu_clk)
MEM_B	-1.87	(to	gio_clk)
CPU_PUSH	-1.80	(to	cpu_clk)
CPU_MEM_OE	-1.73	(to	cpu_clk)
DATA_SEL	-1.46	(to	gio_clk)
DATA_SEL	-1.58	(to	cpu_clk)
MUX_DIR	-1.80	(to	gio_clk)
MUX_DIR	-1.80		cpu_clk)
GRAPHICS	-2.21	(to	gio_clk)
AEN_MEM	-1.65		gio_clk)
AEN_MEM	-1.65		cpu_clk)
BEN_CTRL	-1.64		gio_clk)
BEN_CTRL	-1.64		cpu_clk)
CEN_FIFO	-1.69		gio_clk)
CEN_FIFO	-1.69		cpu_clk)
GIOSTB	-1.83	(to	gio_clk)
PAR_FLUSH	-1.97	(to	gio_clk)
PAR_FLUSH	-1.97		cpu_clk)
MASDLY	-1.72		gio_clk)
SLVDLY	-1.83		gio_clk)
MC_DLY	-1.74		gio_clk)
READ	-1.55		gio_clk)
GRXDLY	-2.65	(to	gio_clk)

# 9.0 MUX Output Delays

The Following table shows the MUX output delays for 50 pF loading:

<u>Signal</u>	<u>Worse Case Output Delay (ns)</u>
SYSAD	14.26 (from cpu_clk)
MEM_A	21.42 (from cpu_clk)
MEM A	21.43 (from gio_clk)
MEM B	22.07 (from cpu clk)
MEM B	21.63 (from gio clk)
GIO_DATA	13.85 (from gio_clk)

#### 10.0 MUX Rev 1.2 Changes

The original spin of MUX contained a bug where bad parity was inadvertantly written to memory. The source of this bug lies with the definition of the par\_flush signal, which is a multiplexed control line. When cpu\_sel is asserted, an active par\_flush signal will generate bad parity storage for CPU writes to memory. When gio\_sel is asserted, an active par\_flush signal will flush the gio command fifo, gio write buffer and gio read buffer. In the original version of MUX, when par\_flush was asserted to flush the gio side of the chip and a CPU write occurred while par\_flush was still asserted, bad parity would be generated for the CPU data to memory because par\_flush was not qualified with cpu\_sel. An AND gate was added in the second spin of MUX to qualify par\_flush with cpu\_sel in determining when to genereate intentional bad parity.

#### 11.0 MUX Problems

There is a know problem that is believed to be with DMUX but the root cause of the problem is not completely known. The problem is when bad parity is generated by CPU writes to memory when the par\_flush signal is asserted it appears to mess up the GIO memory fifo. This was found in IDE, when the parity test was run followed by the SCSI test, the SCSI test would sometime fail. If a VDMA was done between the parity and SCSI test that gets preempted the SCSI test always passes.

### 12.0 MUX Power

The DMUX power was measured in a Blackjack system.

3.3V	10	mΑ	33 mW
5.0V	250	mΑ	1250 mW
Total			1.28 W

### 13.0 Corrections and Additions

June 25, 1992:

- a. csize64 is no longer an input pin.
- b. depth of cpu write buffer is 32 entries deep
- c. added expanded cpu write buffer drawing
- d. added expanded gio write buffer drawing
- e. added expanded gio read buffer drawing
- f. data\_sel(2) is used during gio reads to determine whether to turn off gio bus drivers
- g. added specification of jtag and pll pins
- h. added MUX pin cross-reference listing for both packages
- i. added MUX rev 1.2 changes
- j. added MUX output drive strengths
- k. added MUX input buffers
- 1. added MUX setup/hold times
- m. added MUX output delays



# DMUX Chip Specification R4000 Project

Draft 2.5 May 13, 2000

James Tornes Prasad Paranjpe Scott Sellers

Silicon Graphics Inc.

SGI Confidential Do Not Copy

# Table of Contents

1.0 Introduction	1
1.1 MUX Block Diagram	2
1.2 Operation Select	2
1.3 Memory Reads and Writes By The CPU	4
1.3.1 Processor Writes To Memory	4
1.3.2 Processor Reads From Memory	8
1.4 GIO Operations	10
1.4.1 Processor Reads From GIO64/EISA	10
1.4.2 Processor Writes To GIO64	12
1.4.3 GIO Writes To Memory	14
1.4.4 GIO Reads From Memory	17
2.0 Mux Pins	20
2.1 Data Buses	20 20
	20 -21
	21
2.3 GIO64 Signals 2.4 Misc. Signals	21
2.5 JTAG/ATPG Signals	21 22
2.5 DIAG/AIPG SIGNAIS	22
3.0 MUX Pin Cross-Reference (299 Pin Package)	23
4.0 MUX Pin Cross-Reference (240 Pin Package)	28
5.0 MUX Output Drive Strengths	32
6.0 MUX Input Buffers	33
7.0 MUX Set-up Times	34
8.0 MUX Hold Times	35
9.0 MUX Output Delays	36
10.0 MUX Rev 1.2 Changes	37
11.0 MUX Problems	37
12.0 MUX Power	37
13.0 Additions and Corrections	38