

# MIPS32® M14Kc™ Processor Core Family Software User's Manual

Document Number: MD00674 Revision 02.04 March 24, 2014 Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Tech, LLC, a Wave Computing company ("MIPS") and MIPS' affiliates as applicable. Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS or MIPS' affiliates as applicable or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines. Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS (AND MIPS' AFFILIATES AS APPLICABLE) reserve the right to change the information contained in this document to improve function, design or otherwise.

MIPS and MIPS' affiliates do not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS II, MIPS II, MIPS IV, MIPS V, MIPS-3, MIPS-3, MIPS-3, microMIPS-32, microMIPS-30, MIPS-30, MIPS-16, MIPS-16e, MIPS-Based, MIPS-Based, MIPS-VERIFIED, Aptiv logo, microAptiv logo, interAptiv logo, microMIPS logo, MIPS Technologies logo, MIPS-VERIFIED logo, proAptiv logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, 1074Kc, 1074Kf, R3000, R4000, R5000, Aptiv, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, Corextend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, iFlowtrace, interAptiv, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microAptiv, microMIPS, Navigator, OCI, PDtrace, the Pipeline, proAptiv, Pro Series, SEAD-3, SmartMIPS, SOC-it, and YAMON are trademarks or registered trademarks of MIPS and MIPS' affiliates as applicable in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

## **Table of Contents**

Chapter 1: Introduction to the MIPS32® M14Kc™ Processor Cor	
1.1: Features	
1.2: M14Kc™ Core Block Diagram	
1.2.1: Required Logic Blocks	
1.2.1.1: Execution Unit	
1.2.1.2: General Purposed Register (GPR) Shadow Registers	
1.2.1.3: Multiply/Divide Unit (MDU)	
1.2.1.4: System Control Coprocessor (CP0)	
1.2.1.5: Memory Management Unit (MMU)	
1.2.1.6: Cache Controllers	
1.2.1.7: Bus Interface Unit (BIU)	
1.2.1.8: Power Management	
1.2.2: Optional Logic Blocks	
1.2.2.1: Instruction Cache	
1.2.2.2: Data Cache	
1.2.2.3: Scratchpad RAM	
1.2.2.4: microMIPS™ ISA	
1.2.2.5: Coprocessor 2 Interface	
1.2.2.6: CorExtend® User-defined Instruction Extensions	
1.2.2.7: EJTAG Debug Support	22
Chapter 2: Pipeline of the M14Kc™ Core	28
2.1: Pipeline Stages	
2.1.1: I Stage: Instruction Fetch	
2.1.2: E Stage: Execution	
2.1.3: M Stage: Memory Fetch	31
2.1.4: A Stage: Align	
2.1.5: W Stage: Writeback	
2.2: Instruction Cache Miss	
2.3: Data Cache Miss	
2.4: Multiply/Divide Operations	33
2.5: MDU Pipeline - High-performance MDU	
2.5.1: 32x16 Multiply (High-Performance MDU)	36
2.5.2: 32x32 Multiply (High-Performance MDU)	36
2.5.3: Divide (High-Performance MDU)	
2.6: MDU Pipeline - Area-Efficient MDU	
2.6.1: Multiply (Area-Efficient MDU)	
2.6.2: Multiply Accumulate (Area-Efficient MDU)	39
2.6.3: Divide (Area-Efficient MDU)	
2.7: Branch Delay	
2.8: Data Bypassing	41
2.8.1: Load Delay	
2.8.2: Move from HI/LO and CP0 Delay	
2.9: Coprocessor 2 Instructions	
2.10: Interlock Handling	
2.11: Slip Conditions	
2.12: Instruction Interlocks	46

2.13: Hazards	47
2.13.1: Types of Hazards	47
2.13.2: Instruction Listing	49
2.13.2.1: Instruction Encoding	49
2.13.3: Eliminating Hazards	50
Chapter 3: Memory Management of the M14Kc™ CoreCore	
3.1: Introduction	
3.1.1: Memory Management Unit (MMU)	
3.1.1.1: Fixed Mapping Translation (FMT)	
3.1.1.2: Translation Lookaside Buffer (TLB)	
3.2: Modes of Operation	
3.2.1: Virtual Memory Segments	
3.2.1.1: Unmapped Segments	
3.2.1.2: Mapped Segments	
3.2.2: User Mode	
3.2.3: Kernel Mode	
3.2.3.1: Kernel Mode, User Space (kuseg)	
3.2.3.2: Kernel Mode, Kernel Space 0 (kseg0)	
3.2.3.3: Kernel Mode, Kernel Space 1 (kseg1)	
3.2.3.4: Kernel Mode, Kernel Space 2 (kseg2)	
3.2.3.5: Kernel Mode, Kernel Space 3 (kseg3)	
3.2.4: Debug Mode	
3.2.4.1: Conditions and Behavior for Access to drseg, EJTAG Registers	
3.2.4.2: Conditions and Behavior for Access to dmseg, EJTAG Memory	
3.3: Translation Lookaside Buffer	
3.3.1: Joint TLB	60
3.3.2: Instruction TLB	64
3.3.3: Data TLB	
3.4: Virtual-to-Physical Address Translation	
3.4.1: Hits, Misses, and Multiple Matches	
3.4.2: Memory Space	
3.4.2.1: Page Sizes	
3.4.2.2: Replacement Algorithm	67
3.4.3: TLB Instructions	68
3.5: Fixed Mapping MMU	69
3.6: System Control Coprocessor	71
Objection 4. Free of least and let compute in the MAAKETM Open	70
Chapter 4: Exceptions and Interrupts in the M14Kc™ Core	
·	
4.2: Exception Priority	
4.3: Interrupts	
4.3.1: Interrupt Modes	
4.3.1.1: Interrupt Compatibility Mode	
4.3.1.2: Vectored Interrupt (VI) Mode	
4.3.1.3: External Interrupt Controller Mode	
4.3.2: Generation of Exception Vector Offsets for Vectored Interrupts	
4.3.3: MCU ASE Enhancement for Interrupt Handling	
4.3.3.1: Interrupt Delivery	
4.3.3.2: Interrupt Latency Reduction	
4.4: GPR Shadow Registers	
4.5: Exception Vector Locations	
4.6: General Exception Processing	89

	4.7: Debug Exception Processing	
	4.8: Exception Descriptions	92
	4.8.1: Reset/SoftReset Exception	92
	4.8.2: Debug Single Step Exception	93
	4.8.3: Debug Interrupt Exception	94
	4.8.4: Non-Maskable Interrupt (NMI) Exception	94
	4.8.5: Machine Check Exception	95
	4.8.6: Interrupt Exception	95
	4.8.7: Debug Instruction Break Exception	96
	4.8.8: Watch Exception — Instruction Fetch or Data Access	96
	4.8.9: Address Error Exception — Instruction Fetch/Data Access	
	4.8.10: TLB Refill Exception — Instruction Fetch or Data Access	
	4.8.11: TLB Invalid Exception — Instruction Fetch or Data Access	
	4.8.12: Execute-Inhibit Exception	
	4.8.13: Read-Inhibit Exception	
	4.8.14: Cache/SPRAM Parity Error Exception	
	4.8.15: Bus Error Exception — Instruction Fetch or Data Access	
	4.8.16: Debug Software Breakpoint Exception	
	4.8.17: Execution Exception — System Call	
	4.8.18: Execution Exception — Breakpoint	
	4.8.19: Execution Exception — Reserved Instruction	
	4.8.20: Execution Exception — Coprocessor Unusable	
	4.8.21: Execution Exception — CorExtend Unusable	
	4.8.22: Execution Exception — Coprocessor 2 Exception	
	4.8.23: Execution Exception — Implementation-Specific 1 Exception	
	4.8.24: Execution Exception — Integer Overflow	
	4.8.25: Execution Exception — Trap	
	4.8.26: Debug Data Break Exception.	
	4.8.27: Complex Break Exception	
	4.8.28: TLB Modified Exception — Data Access	
	4.9: Exception Handling and Servicing Flowcharts	
	4.5. Exception Flamming and Servicing Flowerians	
Ck	hapter 5: CP0 Registers of the M14Kc™ Core	112
O.	5.1: CP0 Register Summary	
	5.2: CP0 Register Descriptions	
	5.2.1: Index Register (CP0 Register 0, Select 0)	
	5.2.2: Random Register (CP0 Register 1, Select 0)	
	5.2.3: EntryLo0 and EntryLo1 Registers (CP0 Registers 2 and 3, Select 0)	
	5.2.4: Context Register (CP0 Register 4, Select 0)	
	5.2.5: UserLocal Register (CP0 Register 4, Select 2)	
	5.2.6: PageMask Register (CP0 Register 5, Select 0)	
	5.2.7: PageGrain Register (CP0 Register 5, Select 1)	
	5.2.8: Wired Register (CP0 Register 6, Select 0)	
	5.2.9: HWREna Register (CP0 Register 7, Select 0)	
	5.2.10: BadVAddr Register (CP0 Register 8, Select 0)	
	5.2.11: BadInstr Register (CP0 Register 8, Select 1)	
	5.2.12: BadInstrP Register (CP0 Register 8, Select 2)	
	5.2.13: Count Register (CP0 Register 9, Select 0)	
	5.2.14: EntryHi Register (CP0 Register 10, Select 0)	
	5.2.15: Compare Register (CP0 Register 11, Select 0)	
	5.2.16: Status Register (CP0 Register 12, Select 0)	
	5.2.17: IntCtl Register (CP0 Register 12, Select 1)	
	5.2.18: SRSCtl Register (CP0 Register 12, Select 2)	137

5.2.19: SRSMap Register (CP0 Register 12, Select 3)	
5.2.20: View_IPL Register (CP0 Register 12, Select 4)	
5.2.21: SRSMap2 Register (CP0 Register 12, Select 5)	141
5.2.22: Cause Register (CP0 Register 13, Select 0)	
5.2.23: View_RIPL Register (CP0 Register 13, Select 4)	146
5.2.24: NestedExc (CP0 Register 13, Select 5)	
5.2.25: Exception Program Counter (CP0 Register 14, Select 0)	148
5.2.26: NestedEPC (CP0 Register 14, Select 2)	
5.2.27: Processor Identification (CP0 Register 15, Select 0)	150
5.2.28: EBase Register (CP0 Register 15, Select 1)	
5.2.29: CDMMBase Register (CP0 Register 15, Select 2)	152
5.2.30: Config Register (CP0 Register 16, Select 0)	153
5.2.31: Config1 Register (CP0 Register 16, Select 1)	155
5.2.32: Config2 Register (CP0 Register 16, Select 2)	157
5.2.33: Config3 Register (CP0 Register 16, Select 3)	158
5.2.34: Config4 Register (CP0 Register 16, Select 4)	161
5.2.35: Config5 Register (CP0 Register 16, Select 5)	161
5.2.36: Config7 Register (CP0 Register 16, Select 7)	162
5.2.37: Load Linked Address (CP0 Register 17, Select 0)	162
5.2.38: WatchLo Register (CP0 Register 18, Select 0-7)	163
5.2.39: WatchHi Register (CP0 Register 19, Select 0-7)	164
5.2.40: Debug Register (CP0 Register 23, Select 0)	165
5.2.41: Trace Control Register (CP0 Register 23, Select 1)	169
5.2.42: Trace Control2 Register (CP0 Register 23, Select 2)	171
5.2.43: User Trace Data1 Register (CP0 Register 23, Select 3)/User Trace Data2 Register	
24, Select 3)	
5.2.44: TraceBPC Register (CP0 Register 23, Select 4)	
5.2.45: Debug2 Register (CP0 Register 23, Select 6)	
5.2.46: Debug Exception Program Counter Register (CP0 Register 24, Select 0)	
5.2.47: Performance Counter Register (CP0 Register 25, select 0-3)	
5.2.48: ErrCtl Register (CP0 Register 26, Select 0)	
5.2.49: CacheErr Register (CP0 Register 27, Select 0)	
5.2.50: TagLo Register (CP0 Register 28, Select 0)	
5.2.51: DataLo Register (CP0 Register 28, Select 1)	
5.2.52: ErrorEPC (CP0 Register 30, Select 0)	
5.2.53: DeSave Register (CP0 Register 31, Select 0)	
5.2.54: KScratchn Registers (CP0 Register 31, Selects 2 to 3)	190
Chapter 6: Hardware and Software Initialization of the M14Kc™ Core	
6.1: Hardware-Initialized Processor State	
6.1.1: Coprocessor 0 State	
6.1.2: TLB Initialization	
6.1.3: Bus State Machines	
6.1.4: Static Configuration Inputs	
6.1.5: Fetch Address	
6.2: Software Initialized Processor State	
6.2.1: Register File	
6.2.2: TLB	
6.2.3: Caches	
6.2.4: Coprocessor 0 State	193
Chapter 7: Caches of the M14Kc™ Core	
7.1: Cache Configurations	194

	7.2: Cache Protocols	196
	7.2.1: Cache Organization	196
	7.2.2: Cacheability Attributes	198
	7.2.3: Replacement Policy	198
	7.2.4: Virtual Aliasing	199
	7.3: Instruction Cache	200
	7.4: Data Cache	200
	7.5: CACHE Instruction	201
	7.6: Software Cache Testing	202
	7.6.1: I-Cache/D-cache Tag Arrays	202
	7.6.2: I-Cache Data Array	202
	7.6.3: I-Cache WS Array	202
	7.6.4: D-Cache Data Array	202
	7.6.5: D-cache WS Array	203
	7.7: Memory Coherence Issues	203
Cł	napter 8: Power Management of the M14Kc™ Core	
	8.1: Register-Controlled Power Management	
	8.2: Instruction-Controlled Power Management	206
Cł	napter 9: EJTAG Debug Support in the M14Kc™ Core	207
	9.1: Debug Control Register	207
	9.2: Hardware Breakpoints	212
	9.2.1: Data Breakpoints	213
	9.2.2: Complex Breakpoints	213
	9.2.3: Conditions for Matching Breakpoints	213
	9.2.3.1: Conditions for Matching Instruction Breakpoints	213
	9.2.3.2: Conditions for Matching Data Breakpoints	215
	9.2.4: Debug Exceptions from Breakpoints	217
	9.2.4.1: Debug Exception by Instruction Breakpoint	217
	9.2.4.2: Debug Exception by Data Breakpoint	217
	9.2.5: Breakpoint Used as Triggerpoint	218
	9.2.6: Instruction Breakpoint Registers	218
	9.2.6.1: Instruction Breakpoint Status (IBS) Register (0x1000)	219
	9.2.6.2: Instruction Breakpoint Address n (IBAn) Register (0x1100 + n * 0x100)	
	9.2.6.3: Instruction Breakpoint Address Mask n (IBMn) Register (0x1108 + n*0x100)	220
	9.2.6.4: Instruction Breakpoint ASID n (IBASIDn) Register (0x1110 + n*0x100)	220
	9.2.6.5: Instruction Breakpoint Control n (IBCn) Register (0x1118 + n*0x100)	220
	9.2.6.6: Instruction Breakpoint Complex Control n (IBCCn) Register (0x1120 + n*0x100)	222
	9.2.6.7: Instruction Breakpoint Pass Counter n (IBPCn) Register (0x1128 + n*0x100)	222
	9.2.7: Data Breakpoint Registers	
	9.2.7.1: Data Breakpoint Status (DBS) Register (0x2000)	224
	9.2.7.2: Data Breakpoint Address n (DBAn) Register (0x2100 + 0x100 * n)	224
	9.2.7.3: Data Breakpoint Address Mask n (DBMn) Register (0x2108 + 0x100 * n)	
	9.2.7.4: Data Breakpoint ASID n (DBASIDn) Register (0x2110 + 0x100 * n)	
	9.2.7.5: Data Breakpoint Control n (DBCn) Register (0x2118 + 0x100 * n)	
	9.2.7.6: Data Breakpoint Value n (DBVn) Register (0x2120 + 0x100 * n)	
	9.2.7.7: Data Breakpoint Complex Control n (DBCCn) Register (0x2128 + n*0x100)	
	9.2.7.8: Data Breakpoint Pass Counter n (DBPCn) Register (0x2130 + n*0x100)	
	9.2.7.9: Data Value Match (DVM) Register (0x2ffo)	
	9.2.8: Complex Breakpoint Registers	
	9.2.8.1: Complex Break and Trigger Control (CBTC) Register (0x8000)	
	9.2.8.2: Priming Condition A (PrCndAl/Dn) Registers	
	· · · · · · · · · · · · · · · · · · ·	

9.2.8.3: Stopwatch Timer Control (STCtl) Register (0x8900)	
9.2.8.4: Stopwatch Timer Count (STCnt) Register (0x8908)	234
9.3: Complex Breakpoint Usage	
9.3.1: Checking for Presence of Complex Break Support	234
9.3.2: General Complex Break Behavior	235
9.3.3: Usage of Pass Counters	235
9.3.4: Usage of Tuple Breakpoints	236
9.3.5: Usage of Priming Conditions	236
9.3.6: Usage of Data Qualified Breakpoints	
9.3.7: Usage of Stopwatch Timers	
9.4: Test Access Port (TAP)	238
9.4.1: EJTAG Internal and External Interfaces	
9.4.2: Test Access Port Operation	239
9.4.2.1: Test-Logic-Reset State	
9.4.2.2: Run-Test/Idle State	
9.4.2.3: Select_DR_Scan State	
9.4.2.4: Select_IR_Scan State	
9.4.2.5: Capture_DR State	
9.4.2.6: Shift DR State	
9.4.2.7: Exit1 DR State	
9.4.2.8: Pause DR State	
9.4.2.9: Exit2 DR State	
9.4.2.10: Update_DR State	
9.4.2.11: Capture_IR State	
9.4.2.12: Shift IR State	
9.4.2.13: Exit1 IR State	
9.4.2.14: Pause_IR State	
9.4.2.15: Exit2 IR State	
9.4.2.16: Update_IR State	
9.4.3: Test Access Port (TAP) Instructions	
9.4.3.1: BYPASS Instruction.	
9.4.3.2: IDCODE Instruction	
9.4.3.3: IMPCODE Instruction	
9.4.3.4: ADDRESS Instruction	
9.4.3.5: DATA Instruction	
9.4.3.6: CONTROL Instruction	
9.4.3.7: ALL Instruction	
9.4.3.8: EJTAGBOOT Instruction	
9.4.3.9: NORMALBOOT Instruction	
9.4.3.10: FASTDATA Instruction	
9.4.3.11: PCsample Register (PCSAMPLE Instruction)	
9.4.3.11: Posample Register (Posample Instruction)	
9.4.3.13: TCBCONTROLA Instruction	
9.4.3.14: TCBCONTROLA Instruction	
9.4.3.15: TCBDATA Instruction	
9.5: EJTAG TAP Registers	
9.5.1: Instruction Register	
9.5.2: Data Registers Overview	
9.5.2.1: Bypass Register	
9.5.2.2: Device Identification (ID) Register	
9.5.2.3: Implementation Register	
9.5.2.4: EJTAG Control Register	
9.5.3: Processor Access Address Register	254

9.5.3.1: Processor Access Data Register	254
9.5.4: Fastdata Register (TAP Instruction FASTDATA)	255
9.6: TAP Processor Accesses	
9.6.1: Fetch/Load and Store from/to EJTAG Probe Through dmseg	257
9.7: SecureDebug	258
9.7.1: Disabling EJTAG Debugging	258
9.7.1.1: EJ_DisableProbeDebug Signal	
9.7.1.2: Override for EjtagBrk and DINT Disable	259
9.7.2: EJTAG Features Unmodified by SecureDebug	
9.8: iFlowtrace™ Mechanism	259
9.8.1: A Simple Instruction-Only Tracing Scheme	260
9.8.1.1: Trace Inputs	
9.8.1.2: Normal Trace Mode Outputs	260
9.8.2: Special Trace Modes	261
9.8.2.1: Mode Descriptions	261
9.8.2.2: Special Trace Mode Outputs	263
9.8.3: ITCB Overview	264
9.8.4: ITCB iFlowtrace Interface	264
9.8.5: TCB Storage Representation	265
9.8.6: ITCB Register Interface for Software Configurability	266
9.8.6.1: iFlowtrace Control/Status (IFCTL) Register (offset 0x3fc0)	266
9.8.6.2: ITCBTW Register (offset 0x3F80)	
9.8.6.3: ITCBRDP Register (Offset 0x3f88)	269
9.8.6.4: ITCBWRP Register (Offset 0x3f90)	269
9.8.7: ITCB iFlowtrace Off-Chip Interface	270
9.8.8: Breakpoint-Based Enabling of Tracing	270
9.9: PC/Data Address Sampling	271
9.9.1: PC Sampling in Wait State	272
9.9.2: Cache Miss PC Sampling	272
9.9.3: Data Address Sampling	272
9.10: Fast Debug Channel	272
9.10.1: Common Device Memory Map	273
9.10.2: Fast Debug Channel Interrupt	273
9.10.3: M14Kc <sup>™</sup> Core FDC Buffers	273
9.10.4: Sleep mode	275
9.10.5: FDC TAP Register	275
9.10.6: Fast Debug Channel Registers	276
9.10.6.1: FDC Access Control and Status (FDACSR) Register (Offset 0x0)	276
9.10.6.2: FDC Configuration (FDCFG) Register (Offset 0x8)	277
9.10.6.3: FDC Status (FDSTAT) Register (Offset 0x10)	278
9.10.6.4: FDC Receive (FDRX) Register (Offset 0x18)	279
9.10.6.5: FDC Transmit n (FDTXn) Registers (Offset 0x20 + 0x8*n)	279
9.11: cJTAG Interface	280
Chapter 10: Instruction Set Overview	282
10.1: CPU Instruction Formats	
10.2: Load and Store Instructions	
10.2.1: Scheduling a Load Delay Slot	
10.2.2: Defining Access Types	
10.3: Computational Instructions	
10.3.1: Cycle Timing for Multiply and Divide Instructions	
10.4: Jump and Branch Instructions	
10.4.1. Overview of Jump Instructions	285

Apı	pendix B: Revision History	351
App	pendix A: References	349
	12.3.3.1: New 32-bit instructions	346
	12.3.3: 32-Bit Category	
	12.3.2: 16-bit Instruction Register Set	
	12.3.1.3: Instruction-Specific Register Specifiers and Immediate Field Encodings	
	12.3.1.2: Frequent MIPS32 Instruction Sequences	
	12.3.1.1: Frequent MIPS32 Instructions	
	12.3.1: 16-Bit Category	
	12.3: microMIPS Re-encoded Instructions	
	12.2.1: Instruction Stream Organization and Endianness	
	12.2: Instruction Formats	
	12.1.7: Coprocessor Unusable Behavior	
	12.1.6: Branch and Jump Offsets	
	12.1.5: Mode Switch	
	12.1.4: Compliance and Subsetting	
	12.1.3: Software Detection	
	12.1.2: Default ISA Mode	334
	12.1.1: MIPSr3™ Architecture	333
	12.1: Overview	
	apter 12: microMIPS™ Instruction Set Architecture	
	11.3: MIPS32® Instruction Set for the M14Kc™ Core	
	11.2: M14Kc™ Core Opcode Map	
	apter 11: M14Kc™ Processor Core Instructions	
	10.8.3: IRET	287
	10.8.2: ASET	
	10.8.1: ACLR	
	10.8: MCU ASE Instructions	
	10.7.8: SSNOP- Superscalar Inhibit NOP	
	10.7.7: MUL - Multiply Word	
	10.7.6: MSUBU - Multiply and Subtract Unsigned Word	
	10.7.5: MSUB - Multiply and Subtract Word	
	10.7.4: MADDU - Multiply and Add Unsigned Word	286
	10.7.3: MADD - Multiply and Add Word	286
	10.7.2: CLZ - Count Leading Zeros	286
	10.7.1: CLO - Count Leading Ones	286
	10.7: Enhancements to the MIPS Architecture	286
	10.6: Coprocessor Instructions	285
	10.5: Control Instructions.	
	10.4.2: Overview of Branch Instructions	285

# **List of Figures**

Figure 1.1: M14Kc™ Processor Core Block Diagram	11
Figure 1.2: M14Kc™ Core Virtual Address Map	
Figure 1.3: Address Translation During Cache Access with FMT Implementation	16
Figure 1.4: Address Translation During a Cache Access with TLB Implementation	
Figure 1.5: FDC Overview	24
Figure 1.6: cJTAG Support	25
Figure 2.1: M14Kc™ Core Pipeline Stages with high-performance MDU and optional TLB MMU	29
Figure 2.2: M14Kc <sup>™</sup> Core Pipeline Stages with area-efficient MDU	30
Figure 2.3: Instruction Cache Miss Timing	32
Figure 2.4: Load/Store Cache Miss Timing	33
Figure 2.5: MDU Pipeline Behavior During Multiply Operations	35
Figure 2.6: MDU Pipeline Flow During a 32x16 Multiply Operation	
Figure 2.7: MDU Pipeline Flow During a 32x32 Multiply Operation	37
Figure 2.8: High-Performance MDU Pipeline Flow During a 8-bit Divide (DIV) Operation	37
Figure 2.9: High-Performance MDU Pipeline Flow During a 16-bit Divide (DIV) Operation	
Figure 2.10: High-Performance MDU Pipeline Flow During a 24-bit Divide (DIV) Operation	
Figure 2.11: High-Performance MDU Pipeline Flow During a 32-bit Divide (DIV) Operation	
Figure 2.12: M14Kc <sup>™</sup> Area-Efficient MDU Pipeline Flow During a Multiply Operation	
Figure 2.13: M14Kc™ Core Area-Efficient MDU Pipeline Flow During a Multiply Accumulate Operation	
Figure 2.14: M14Kc™ Core Area-Efficient MDU Pipeline Flow During a Divide (DIV) Operation	
Figure 2.15: IU Pipeline Branch Delay	
Figure 2.16: IU Pipeline Data Bypass	
Figure 2.17: IU Pipeline M to E bypass	
Figure 2.18: IU Pipeline A to E Data bypass	
Figure 2.19: IU Pipeline Slip after a MFHI	
Figure 2.20: Coprocessor 2 Interface Transactions	
Figure 2.21: Instruction Cache Miss Slip	
Figure 3.1: Address Translation During a Cache Access with TLB MMU	
Figure 3.2: Address Translation During a Cache Access with FMT MMU	
Figure 3.3: M14Kc™ processor core Virtual Memory Map	
Figure 3.4: User Mode Virtual Address Space	
Figure 3.5: Kernel Mode Virtual Address Space	
Figure 3.6: Debug Mode Virtual Address Space	
Figure 3.7: JTLB Entry (Tag and Data)	
Figure 3.8: JTLB Entry (Tag and Data)	
Figure 3.9: Overview of a Virtual-to-Physical Address Translation in the M14Kc™ Core	
Figure 3.10: 32-bit Virtual Address Translation	
Figure 3.12: FMT Memory Map (ERL=0) in the M14Kc™ Processor Core	
Figure 4.1: Interrupt Generation for Vectored Interrupt Mode	
Figure 4.1: Interrupt Generation for External Interrupt Controller Interrupt Mode	
Figure 4.3: General Exception Handler (HW)	
Figure 4.4: General Exception Servicing Guidelines (SW)	
Figure 4.5: TLB Miss Exception Handler (HW)	
Figure 4.6: TLB Exception Servicing Guidelines (SW)	
Figure 4.7: Reset. Soft Reset and NMI Exception Handling and Servicing Guidelines	

Figure 5.1: Index Register Format	115
Figure 5.2: Random Register Format	
Figure 5.3: EntryLo0, EntryLo1 Register Format	116
Figure 5.4: Context Register Format	118
Figure 5.5: UserLocal Register Format	119
Figure 5.6: PageMask Register Format	119
Figure 5.7: PageGrain Register Format	
Figure 5.8: Wired and Random Entries in the TLB	
Figure 5.9: Wired Register Format	
Figure 5.10: HWREna Register Format	
Figure 5.11: BadVAddr Register Format	
Figure 5.11: Bad v/add Register Format	
Figure 5.13: BadInstr Register Format	
Figure 5.14: Count Register Format	
Figure 5.15: EntryHi Register Format	
Figure 5.16: Compare Register Format	
Figure 5.17: Status Register Format	
Figure 5.18: IntCtl Register Format	
Figure 5.19: SRSCtl Register Format	
Figure 5.20: SRSMap Register Format	
Figure 5-21: View_IPL Register Format	
Figure 5-22: SRSMap Register Format	
Figure 5.23: Cause Register Format	
Figure 5-24: View_RIPL Register Format	
Figure 5-25: NestedExc Register Format	
Figure 5.26: EPC Register Format	149
Figure 5-27: NestedEPC Register Format	
Figure 5.28: PRId Register Format	150
Figure 5.29: EBase Register Format	
Figure 5.30: CDMMBase Register Format	152
Figure 5.31: Config Register Format — Select 0	153
Figure 5.32: Config1 Register Format — Select 1	
Figure 5.33: Config2 Register Format — Select 2	
Figure 5-34: Config3 Register Format	
Figure 5-35: Config4 Register Format	
Figure 5-36: Config5 Register Format	
Figure 5.37: Config7 Register Format	
	163
Figure 5.39: WatchLo Register Format	
Figure 5.40: WatchHi Register Format	
Figure 5.41: Debug Register Format	
Figure 5.41. Debug Register Format	100
Figure 5.42: TraceControl Register Format	109
Figure 5.43: TraceControl2 Register Format	
Figure 5.44: User Trace Data1/User Trace Data2 Register Format	
Figure 5.45: Trace BPC Register Format	
Figure 5.46: Debug2 Register Format	
Figure 5.47: DEPC Register Format	
Figure 5.48: Performance Counter Control Register	
Figure 5.49: Performance Counter Count Register	
Figure 5.50: ErrCtl Register Format	184
Figure 5.51: CacheErr Register (Primary Caches)	
Figure 5.52: TagLo Register Format (ErrCtl <sub>WST</sub> =0)	
Figure 5.53: TagLo Register Format (ErrCtl <sub>WST</sub> =1)	187

Figure 5.54: DataLo Register Format	
Figure 5.55: ErrorEPC Register Format	189
Figure 5.56: DeSave Register Format	190
Figure 5-57: KScratchn Register Format	
Figure 7.1: I-Cache and D-Cache Array Formats	196
Figure 7.2: I-Cache Array Formats	197
Figure 7.3: D-Cache Array Formats	197
Figure 9.1: DCR Register Format	208
Figure 9.2: IBS Register Format	219
Figure 9.3: IBAn Register Format	219
Figure 9.4: IBMn Register Format	220
Figure 9.5: IBASIDn Register Format	220
Figure 9.6: IBCn Register Format	221
Figure 9.7: IBCCn Register Format	222
Figure 9.8: IBPCn Register Format	223
Figure 9.9: DBS Register Format	224
Figure 9.10: DBAn Register Format	224
Figure 9.11: DBMn Register Format	225
Figure 9.12: DBASIDn Register Format	225
Figure 9.13: DBCn Register Format	226
Figure 9.14: DBVn Register Format	227
Figure 9.15: DBCCn Register Format	228
Figure 9.16: DBPCn Register Format	229
Figure 9.17: DVM Register Format	229
Figure 9.18: CBTC Register Format	230
Figure 9.19: PrCndA Register Format	231
Figure 9.20: STCtl Register Format	233
Figure 9.21: STCnt Register Format	234
Figure 9.22: TAP Controller State Diagram	240
Figure 9.23: Concatenation of the EJTAG Address, Data and Control Registers	244
Figure 9.24: TDI to TDO Path When in Shift-DR State and FASTDATA Instruction is Selected	245
Figure 9.25: Device Identification Register Format	246
Figure 9.26: Implementation Register Format	247
Figure 9.27: EJTAG Control Register Format	248
Figure 9.28: Endian Formats for the PAD Register	255
Figure 9.29: Fastdata Register Format	255
Figure 9.30: Trace Logic Overview	264
Figure 9.31: Control/Status Register	266
Figure 9.32: ITCBTW Register Format	268
Figure 9.33: ITCBRDP Register Format	269
Figure 9.34: ITCBWRP Register Format	269
Figure 9.35: PCSAMPLE TAP Register Format (MIPS32)	271
Figure 9.36: Fast Debug Channel Buffer Organization	
Figure 9.37: FDC TAP Register Format	275
Figure 9.38: FDC Access Control and Status Register	276
Figure 9.39: FDC Configuration Register	277
Figure 9.40: FDC Status Register	278
Figure 9.41: FDC Receive Register	
Figure 9.42: FDC Transmit Register	
Figure 9.43: cJTAG Interface	280
Figure 10.1: Instruction Formats	
Figure 11.1: Usage of Address Fields to Select Index and Way	
Figure 12.1: 16-Bit Instruction Formats	

Figure 12.2: 32-Bit Instruction Formats	33
Figure 12.3: Immediate Fields within 32-Bit Instructions	33

## **List of Tables**

Table 1.1: Instruction and Data Cache Attributes	
Table 2.1: MDU Instruction Latencies (High-Performance MDU)	34
Table 2.2: MDU Instruction Repeat Rates (High-Performance MDU)	35
Table 2.3: M14Kc <sup>™</sup> Core Instruction Latencies (Area-Efficient MDU)	38
Table 2.4: Pipeline Interlocks	44
Table 2.5: Instruction Interlocks	46
Table 2.6: Execution Hazards	48
Table 2.7: Instruction Hazards	49
Table 2.8: Hazard Instruction Listing	49
Table 3.1: User Mode Segments	56
Table 3.2: Kernel Mode Segments	57
Table 3.3: Physical Address and Cache Attributes for dseg, dmseg, and drseg Address Spaces	59
Table 3.4: CPU Access to drseg Address Range	59
Table 3.5: CPU Access to dmseg Address Range	
Table 3.6: TLB Tag Entry Fields	
Table 3.7: TLB Data Entry Fields	62
Table 3.8: TLB Instructions	
Table 3.9: Cache Coherency Attributes	
Table 3.10: Cacheability of Segments with Block Address Translation	69
Table 4.1: Priority of Exceptions	74
Table 4.2: Interrupt Modes	
Table 4.3: Relative Interrupt Priority for Vectored Interrupt Mode	
Table 4.4: Exception Vector Offsets for Vectored Interrupts	
Table 4.5: Exception Vector Base Addresses	
Table 4.6: Exception Vector Offsets	
Table 4.7: Exception Vectors	
Table 4.8: Value Stored in EPC, ErrorEPC, or DEPC on an Exception	
Table 4.9: Debug Exception Vector Addresses	92
Table 4.10: Register States an Interrupt Exception	
Table 4.11: Register States on a Watch Exception	
Table 4.12: CP0 Register States on an Address Exception Error	97
Table 4.13: CP0 Register States on a TLB Refill Exception	98
Table 4.14: CP0 Register States on a TLB Invalid Exception	
Table 4.15: CP0 Register States on a Execute-Inhibit Exception	
Table 4.16: CP0 Register States on a Read-Inhibit Exception	
Table 4.17: CP0 Register States on a Cache/SPRAM Parity Error Exception	
Table 4.18: Register States on a Coprocessor Unusable Exception	103
Table 4.19: Register States on a TLB Modified Exception	
Table 5.1: CP0 Registers	
Table 5.2: CP0 Register R/W Field Types	
Table 5.3: Index Register Field Descriptions	
Table 5.4: Random Register Field Descriptions	
Table 5.5: EntryLo0, EntryLo1 Register Field Descriptions	
Table 5.6: Cache Coherency Attributes	
Table 5.7: Context Register Field Descriptions	
Table 5.8: UserLocal Register Field Descriptions	
Table 5.9: PageMask Register Field Descriptions	119

Table 5.10:	Values for the Mask and MaskX <sup>1</sup> Fields of the PageMask Register	120
Table 5.11:	PageGrain Register Field Descriptions	121
Table 5.12:	Wired Register Field Descriptions	123
Table 5.13:	HWREna Register Field Descriptions	124
Table 5.15:	BadInstr Register Field Descriptions	125
	BadVAddr Register Field Description	
	BadInstrP Register Field Descriptions	
	Count Register Field Description	
	EntryHi Register Field Descriptions	
	Compare Register Field Description	
	Status Register Field Descriptions	
	IntCtl Register Field Descriptions	
	SRSCtl Register Field Descriptions	
	Sources for new SRSCtl <sub>CSS</sub> on an Exception or Interrupt	
	SRSMap Register Field Descriptions	
	View_IPL Register Field Descriptions	
	SRSMap Register Field Descriptions	
	Cause Register Field Descriptions	
	Cause Register ExcCode Field	
	View_RIPL Register Field Descriptions	
	NestedExc Register Field Descriptions	
	EPC Register Field Description.	
	NestedEPC Register Field Descriptions	
	PRId Register Field Descriptions	
	EBase Register Field Descriptions	
	CDMMBase Register Field Descriptions	
	Config Register Field Descriptions	
	Cache Coherency Attributes	
	Config1 Register Field Descriptions — Select 1	
	Config2 Register Field Descriptions — Select 1	
	Config3 Register Field Descriptions	
	Config4 Register Field Descriptions	
	Config5 Register Field Descriptions	
	Config7 Register Field Descriptions	
	LLAddr Register Field Descriptions	
	WatchLo Register Field Descriptions	
	WatchHi Register Field Descriptions	
	Debug Register Field Descriptions.	
	TraceControl Register Field Descriptions	
	TraceControl2 Register Field Descriptions	
	UserTraceData1/UserTraceData2 Register Field Descriptions	
	TraceBPC Register Field Descriptions.	
	Debug2 Register Field Descriptions.	
	DEPC Register Formats	
	Performance Counter Register Selects	
	Performance Counter Control Register Field Descriptions	
	Performance Counter Events Sorted by Event Number	
	Performance Counter Event Descriptions Sorted by Event Type	
	Performance Counter Count Register Field Descriptions	
	Errctl Register Field Descriptions	
	CacheErr Register Field Descriptions (Primary Caches)	
	TagLo Register Field Descriptions	
Table 5.62:	DataLo Register Field Description	188

Table 5.63: ErrorEPC Register Field Description	
Table 5.64: DeSave Register Field Description	190
Table 5.65: KScratchn Register Field Descriptions	
Table 7.1: Instruction and Data Cache Attributes	194
Table 7.2: Instruction and Data Cache Sizes	195
Table 7.3: LRU and Dirty Width in Way-Select Array	197
Table 7.4: Potential Virtual Aliasing Bits	200
Table 7.5: Way Selection Encoding, 4 Ways	201
Table 7.6: Way Selection Encoding, 3 Ways	201
Table 7.7: Way Selection Encoding, 2 Ways	202
Table 9.1: DCR Register Field Descriptions	208
Table 9.2: Addresses for Instruction Breakpoint Registers	218
Table 9.3: IBS Register Field Descriptions	219
Table 9.4: IBAn Register Field Descriptions	219
Table 9.5: IBMn Register Field Descriptions	220
Table 9.6: IBASIDn Register Field Descriptions	220
Table 9.7: IBCn Register Field Descriptions	221
Table 9.8: IBCCn Register Field Descriptions	222
Table 9.9: IBPCn Register Field Descriptions	223
Table 9.10: Addresses for Data Breakpoint Registers	223
Table 9.11: DBS Register Field Descriptions	
Table 9.13: DBMn Register Field Descriptions	
Table 9.14: DBASIDn Register Field Descriptions	
Table 9.12: DBAn Register Field Descriptions	225
Table 9.15: DBCn Register Field Descriptions	
Table 9.17: DBCCn Register Field Descriptions	
Table 9.16: DBVn Register Field Descriptions	
Table 9.18: DBPCn Register Field Descriptions	
Table 9.20: Addresses for Complex Breakpoint Registers	
Table 9.19: DVM Register Field Descriptions	
Table 9.21: CBTC Register Field Descriptions	
Table 9.23: Priming Conditions and Register Values for 6I/2D Configuration	
Table 9.24: Priming Conditions and Register Values for 8I/4D Configuration	
Table 9.22: PrCndA Register Field Descriptions	
Table 9.25: STCtl Register Field Descriptions	
Table 9.26: STCtl Register Field Descriptions	
Table 9.27: EJTAG Interface Pins	
Table 9.28: Implemented EJTAG Instructions	
Table 9.30: Implementation Register Descriptions	
Table 9.29: Device Identification Register	
Table 9.31: EJTAG Control Register Descriptions	
Table 9.32: Fastdata Register Field Description	
Table 9.33: Operation of the FASTDATA access	
Table 9.34: EJ_DisableProbeDebug Signal Overview	
Table 9.35: Data Bus Encoding	
Table 9.36: Tag Bit Encoding	
Table 9.37: Control/Status Register Field Descriptions	
Table 9.38: ITCBTW Register Field Descriptions	
Table 9.39: ITCBRDP Register Field Descriptions	
Table 9.40: ITCBWRP Register Field Descriptions	
Table 9.41: drseg Registers that Enable/Disable Trace from Breakpoint-Based Triggers	
Table 9.42: FDC TAP Register Field Descriptions	
Table 9.43: FDC Register Manning	275 276

Table 9.44: FDC Access Control and Status Register Field Descriptions	276
Table 9.45: FDC Configuration Register Field Descriptions	277
Table 9.46: FDC Status Register Field Descriptions	278
Table 9.47: FDC Receive Register Field Descriptions	279
Table 9.49: FDTXn Address Decode	280
Table 9.48: FDC Transmit Register Field Descriptions	280
Table 10.1: Byte Access Within a Word	284
Table 11.1: Encoding of the Opcode Field	289
Table 11.2: Special Opcode Encoding of Function Field	289
Table 11.3: Special2 Opcode Encoding of Function Field	289
Table 11.4: Special3 Opcode Encoding of Function Field	290
Table 11.5: RegImm Encoding of rt Field	290
Table 11.6: COP2 Encoding of rs Field	
Table 11.7: COP2 Encoding of rt Field When rs=BC2	290
Table 11.8: COP0 Encoding of rs Field	291
Table 11.9: COP0 Encoding of Function Field When rs=CO	291
Table 11.10: Instruction Set	291
Table 11.1: Usage of Effective Address	311
Table 11.2: Encoding of Bits[17:16] of CACHE Instruction	312
Table 11.3: Encoding of Bits [20:18] of the CACHE Instruction	313
Table 12.1: 16-Bit Re-encoding of Frequent MIPS32 Instructions	340
Table 12.2: 16-Bit Re-encoding of Frequent MIPS32 Instruction Sequences	
Table 12.3: Instruction-Specific Register Specifiers and Immediate Field Values	343
Table 12.4: 16-Bit Instruction General-Purpose Registers - \$2-\$7, \$16, \$17	344
Table 12.5: SB16, SH16, SW16 Source Registers - \$0, \$2-\$7, \$17	345
Table 12.6: 16-Bit Instruction Implicit General-Purpose Registers	345
Table 12.7: 16-Bit Instruction Special-Purpose Registers	346
Table 12.8: 32-bit Instructions introduced within microMIPS	346

### Introduction to the MIPS32® M14Kc™ Processor Core

The MIPS32® M14Kc<sup>TM</sup> core from MIPS Technologies is a high-performance, low-power, 32-bit MIPS RISC processor core intended for custom system-on-silicon applications. The core is designed for semiconductor manufacturing companies, ASIC developers, and system OEMs who want to rapidly integrate their own custom logic and peripherals with a high-performance RISC processor. The M14Kc core is fully synthesizable to allow maximum flexibility; it is highly portable across processes and can easily be integrated into full system-on-silicon designs. This allows developers to focus their attention on end-user specific characteristics of their product.

The M14Kc core is ideally positioned to support new products for emerging segments of the digital consumer, network, systems, and information-management markets, enabling new tailored solutions for embedded applications.

The M14Kc core implements the MIPS Architecture in a 5-stage pipeline. It includes support for the microMIPS<sup>TM</sup> ISA, an Instruction Set Architecture with optimized MIPS32 16-bit and 32-bit instructions that provides a significant reduction in code size with a performance equivalent to MIPS32. The M14Kc core is a successor to the 4KE®, designed from the same microarchitecture, including the Microcontroller Application-Specific Extension (MCU<sup>TM</sup> ASE), enhanced interrupt handling, lower interrupt latency, native AMBA®-3 AHB-Lite Bus Interface Unit (BIU), with additional power saving, debug, and profiling features.

On the M14Kc core, instruction and data caches are optional and are fully programmable from 0 - 64 Kbytes in size. In addition, each cache can be organized as direct-mapped, 2-way, 3-way, or 4-way set associative. On a cache miss, loads are blocked only until the first critical word becomes available. The pipeline resumes execution while the remaining words are being written to the cache. Both caches are virtually indexed and physically tagged. Virtual indexing allows the cache to be indexed in the same clock in which the address is generated rather than waiting for the virtual-to-physical address translation in the TLB.

The core includes one of two different Multiply/Divide Unit (MDU) implementations, selectable at build-time, allowing the user to trade-off performance and area for integer multiply and divide operations. The high-performance MDU option implements single-cycle multiply and multiply-accumulate (MAC) instructions that enable DSP algorithms to be performed efficiently. It allows 32-bit x 16-bit MAC instructions to be issued every cycle, while a 32-bit x 32-bit MAC instruction can be issued every other cycle. The area-efficient MDU option handles multiplies with a one-bit-per-clock iterative algorithm.

The MMU of the M14Kc core has two configurable selections: 1) a 4-entry instruction TLB (ITLB), a 4-entry data TLB (DTLB), and a 16 or 32 dual-entry joint TLB (JTLB) with variable page sizes; 2) a simplified Fixed Mapping Translation (FMT) mechanism, for applications that do not require the full capabilities of a TLB.

The basic Enhanced JTAG (EJTAG) features provide CPU run control with stop, single-stepping and re-start, and with software breakpoints using the SDBBP instruction. Additional EJTAG features such as instruction and data virtual address hardware breakpoints, complex hardware breakpoints, connection to an external EJTAG probe through the Test Access Port (TAP), and PC/Data tracing, may be included as an option.

#### 1.1 Features

5-stage pipeline

- 32-bit Address and Data Paths
- MIPS32 Instruction Set Architecture
- MIPS32 Enhanced Architecture Features
  - Vectored interrupts and support for external interrupt controller
  - Programmable exception vector base
  - Atomic interrupt enable/disable
  - GPR shadow registers (one, three, seven, or fifteen additional shadows can be optionally added to minimize latency for interrupt handlers)
  - Bit field manipulation instructions
  - Virtual memory support (smaller page sizes and hooks for more extensive page table manipulation)
- microMIPS Instruction Set Architecture
  - microMIPS ISA is a build-time configurable option that reduces code size over MIPS32, while maintaining MIPS32 performance.
  - Combining both 16-bit and 32-bit opcodes, microMIPS supports all MIPS32 instructions (except branch-likely instructions) with new optimized encoding. Frequently used MIPS32 instructions are available as 16-bit instructions.
  - Added fifteen new 32-bit instructions and thirty-nine 16-bit instructions.
  - Stack pointer implicit in instruction.
  - MIPS32 assembly and ABI-compatible.
  - Supports MIPS architecture Modules and User-defined Instructions (UDIs).

#### MCU<sup>TM</sup> ASE

- Increases the number of interrupt hardware inputs from 6 to 8 for Vectored Interrupt (VI) mode, and from 63 to 255 for External Interrupt Controller (EIC) mode.
- Separate priority and vector generation. 16-bit vector address is provided.
- Hardware assist combined with the use of Shadow Register Sets to reduce interrupt latency during the prologue and epilogue of an interrupt.
- An interrupt return with automated interrupt epilogue handling instruction (IRET) improves interrupt latency.
- Supports optional interrupt chaining.

#### Introduction to the MIPS32® M14Kc™ Processor Core

- Two memory-to-memory atomic read-modify-write instructions (ASET and ACLR) eases commonly used semaphore manipulation in microcontroller applications. Interrupts are automatically disabled during the operation to maintain coherency.
- Programmable Cache Sizes
  - Individually configurable instruction and data caches
  - Sizes from 0 64KB
  - Direct Mapped, 2-, 3-, or 4-Way Set Associative
  - Loads block only until critical word is available
  - Write-back and write-through support
  - 128-bit (16-byte) cache line size, word sectored suitable for standard 32-bit wide single-port SRAM
  - Virtually indexed, physically tagged
  - Cache line locking support
  - Non-blocking prefetches
- Scratchpad RAM (SPRAM) Support
  - Can optionally replace 1 way of the I- and/or D-cache with a fast scratchpad RAM
  - Independent external pin interfaces for I- and D-scratchpads
  - 20 index address bits allow access of arrays up to 1MB
  - Interface allows back-stalling the core
- MIPS32 Privileged Resource Architecture (PRA)
  - Count/Compare registers for real-time timer interrupts
  - I and D watch registers for SW breakpoints
- Memory Management Unit
  - Simple Fixed Mapping Translation (FMT) mechanism, or
  - 4-entry instruction and data Translation Lookaside Buffers (ITLB/DTLB) and a 16 or 32 dual-entry joint TLB (JTLB) with variable page sizes. Read, write, and execute page-protection attributes individually programmable.
- Bus Interface Unit (BIU)
  - Supports AMBA-3 AHB-Lite protocol

- All I/O's fully registered
- Separate unidirectional 32-bit address and data buses
- Two 16-byte collapsing write buffers
- Support for variable CPU and bus clock ratios to allow the bus to run at a lower speed than the CPU.
- Parity Support
  - The I-cache, D-cache, ISPRAM, and DSPRAM support optional parity detection.
- Multiply/Divide Unit (area-efficient configuration )
  - 32 clock latency on multiply
  - 34 clock latency on multiply-accumulate
  - 33-35 clock latency on divide (sign-dependent)
- Multiply/Divide Unit (high-performance configuration)
  - Maximum issue rate of one 32x16 multiply per clock via on-chip 32x16 hardware multiplier array.
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (rs) sign extension-dependent)
- CorExtend® User-Defined Instruction Set Extensions
  - Allows user to define and add instructions to the core at build time
  - Maintains full MIPS32 compatibility
  - Supported by industry-standard development tools
  - Single or multi-cycle instructions
- Coprocessor 2 interface
  - 32-bit interface to an external coprocessor
- Power Control
  - Minimum frequency: 0 MHz
  - Power-down mode (triggered by WAIT instruction)
  - Support for software-controlled clock divider
  - Support for extensive use of local gated clocks

- Optional power-saving mode in organizing individual cache memory array per way
- EJTAG Debug/Profiling and iFlowtrace™ Mechanism
  - CPU control with start, stop, and single stepping
  - Virtual instruction and data address/value breakpoints
  - Hardware breakpoint supports both address match and address range triggering
  - Optional simple hardware breakpoints on virtual addresses; 8I/4D, 6I/2D, 4I/2D, 2I/1D breakpoints, or no breakpoints
  - Optional complex hardware breakpoints with 8I/4D, 6I/2D simple breakpoints
  - TAP controller is chainable for multi-CPU debug
  - Supports EJTAG (IEEE 1149.1) and compatible with cJTAG 2-wire (IEEE 1149.7) extension protocol
  - Cross-CPU breakpoint support
  - iFlowtrace support for real-time instruction PC and special events
  - PC and/or load/store address sampling for profiling
  - Performance Counters
  - Support for Fast Debug Channel (FDC)
- SecureDebug
  - An optional feature that disables access via EJTAG in an untrusted environment
- Testability
  - Full scan design achieves test coverage in excess of 99% (dependent on library and configuration options)
  - Optional memory BIST for internal SRAM arrays. Two memory BIST algorithms are provided and selectable by an input pin.

### 1.2 M14Kc™ Core Block Diagram

The M14Kc core contains both required and optional blocks, as shown in the block diagram in Figure 1.1. Required blocks are the lightly shaded areas of the block diagram and are always present in any core implementation. Optional blocks may be added to the base core, depending on the needs of a specific implementation. The required blocks are as follows:

- Instruction Decode
- Execution Unit
- General Purposed Registers (GPR)

- Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Memory Management Unit (MMU)
- I/D Cache Controllers
- Bus Interface Unit (BIU)
- Power Management

#### Optional blocks include:

- · Instruction Cache
- · Data Cache
- Scratchpad RAM interface
- Configurable instruction decoder supporting three ISA modes: MIPS32-only, MIPS32 and microMIPS, or microMIPS-only
- Coprocessor 2 interface
- CorExtend® User-Defined Instruction (UDI) interface
- Debug/Profiling with Enhanced JTAG (EJTAG) Controller, Break points, Sampling, Performance counters, Fast Debug Channel, and iFlowtrace logic

M14Kc Core I-Cache I-Cache microMIPS Instruction Decode **SPRAM** controller **ISPRAM** (MIPS32/microMIPS) Blk **GPR** User-defined CP2 (1,2,4,8,16 sets) MMU Cop2 blk I/F AHB-Lite BIU (TLB or FMT) MDU l/F **Execution Unit** User-defined UDI (Perf or Area Opt) CorExtend blk I/F SPRAM DSPRAM D-Cache Βk ۷F controller Debug/Profiling System Sys. Control **Break Points** Interface D-Cache Coprocessor iFlowtrace Fast Debug Channel Interrupt nance Counters Power Sampling Interface Manager Fixed/Required

**cJTAG** 

Figure 1.1 M14Kc™ Processor Core Block Diagram

2-wire

debug

Optional

#### 1.2.1 Required Logic Blocks

The following subsections describe the required logic blocks of the M14Kc processor core.

#### 1.2.1.1 Execution Unit

The M14Kc core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit.

The execution unit includes:

- Arithmetic Logic Unit (ALU) for performing arithmetic and bitwise logical operations. Shared adder for arithmetic operations, load/store address calculation, and branch target calculation.
- Address unit for calculating the next PC and next fetch address selection muxes.
- Load Aligner.
- Shifter and Store Aligner.
- Branch condition comparator.
- Trap condition comparator.
- Bypass muxes to advance result between two adjacent instructions with data dependency.
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions.
- Actual execution of the Atomic Instructions defined in the MCU ASE.

#### 1.2.1.2 General Purposed Register (GPR) Shadow Registers

The M14Kc core contains thirty-two 32-bit general-purpose registers used for integer operations and address calculation. Optionally, one, three, seven or fifteen additional register file shadow sets (each containing thirty-two registers) can be added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

#### 1.2.1.3 Multiply/Divide Unit (MDU)

The M14Kc core includes a multiply/divide unit (MDU) that contains a separate, dedicated pipeline for integer multiply/divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows the long-running MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The MIPS architecture defines that the result of a multiply or divide operation be placed in a pair of HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the general-purpose register file.

There are two configuration options for the MDU: 1) a higher performance 32x16 multiplier block; 2) an area-efficient iterative multiplier block. The selection of the MDU style allows the implementor to determine the appropriate performance and area trade-off for the application.

#### MDU with 32x16 High-Performance Multiplier

The high-performance MDU consists of a 32x16 Booth-recoded multiplier, a pair of result/accumulation registers (*HI* and *LO*), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The M14Kc core only checks the value of the *rt* operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply or multiply-accumulate operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

#### MDU with Area-Efficient Option

With the area-efficient option, multiply and divide operations are implemented with a simple 1-bit-per-clock iterative algorithm. Any attempt to issue a subsequent MDU instruction while a multiply/divide is still active causes an MDU pipeline stall until the operation is completed.

Regardless of the multiplier array implementation, divide operations are implemented with a simple 1-bit-per-clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit-wide *rs*, 15 iterations are skipped, and for a 24-bit-wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation has completed.

#### 1.2.1.4 System Control Coprocessor (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation and cache protocols, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user, and debug), and whether interrupts are enabled or disabled. Configuration information, such as cache size and set associativity, presence of build-time options like microMIPS, CorExtend Module or Coprocessor 2 interface, is also available by accessing the CP0 registers.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including boundary cases in data, external events, or program errors.

#### Interrupt Handling

The M14Kc core includes support for eight hardware interrupt pins, two software interrupts, and a timer interrupt. These interrupts can be used in any of three interrupt modes, as defined by Release 2 of the MIPS32 Architecture:

- Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architecture.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to that interrupt, and to assign a GPR shadow set for use during interrupt processing. The presence of this mode is denoted by the *VInt* bit in the *Config3* register. This mode is architecturally optional; but it is always present on the M14Kc core, so the *VInt* bit will always read as a 1 for the M14Kc core.
- External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. The presence of

#### Introduction to the MIPS32® M14Kc™ Processor Core

this mode denoted by the *VEIC* bit in the *Config3* register. Again, this mode is architecturally optional. On the M14Kc core, the *VEIC* bit is set externally by the static input, *SI\_EICPresent*, to allow system logic to indicate the presence of an external interrupt controller.

The reset state of the processor is interrupt compatibility mode, such that a processor supporting Release 2 of the Architecture, the M14Kc core for example, is fully compatible with implementations of Release 1 of the Architecture.

VI or EIC interrupt modes can be combined with the optional shadow registers to specify which shadow set should be used on entry to a particular vector. The shadow registers further improve interrupt latency by avoiding the need to save context when invoking an interrupt handler.

In the M14Kc core, interrupt latency is reduced by:

- Speculative interrupt vector prefetching during the pipeline flush.
- Interrupt Automated Prologue (IAP) in hardware: Shadow Register Sets remove the need to save GPRs, and IAP removes the need to save specific Control Registers when handling an interrupt.
- Interrupt Automated Epilogue (IAE) in hardware: Shadow Register Sets remove the need to restore GPRs, and IAE removes the need to restore specific Control Registers when returning from an interrupt.
- Allow interrupt chaining. When servicing an interrupt and interrupt chaining is enabled, there is no need to return from the current Interrupt Service Routine (ISR) if there is another valid interrupt pending to be serviced. The control of the processor can jump directly from the current ISR to the next ISR without IAE and IAP.

#### **GPR Shadow Registers**

The MIPS32 Architecture optionally removes the need to save and restore GPRs on entry to high-priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to kernel mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is a build-time option. The M14Kc core allows 1 (the normal GPRs), 2, 4, 8, or 16 shadow sets. The highest number actually implemented is indicated by the SRSCtlHSS field. If this field is zero, only the normal GPRs are implemented.

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to kernel mode via an interrupt or exception. When a shadow set is bound to a kernel-mode entry condition, references to GPRs operate exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode, and the RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtl register provides the number of the current shadow register set, and the PSS field of the SRSCtl register provides the number of the previous shadow register set that was current before the last exception or interrupt occurred.

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the *ESS* field of the *SRSCtl* register. When an exception or interrupt occurs, the value of *SRSCtl*<sub>CSS</sub> is copied to *SRSCtl*<sub>PSS</sub>, and *SRSCtl*<sub>CSS</sub> is set to the value taken from the appropriate source. On an ERET, the value of *SRSCtl*<sub>PSS</sub> is copied back into *SRSCtl*<sub>CSS</sub> to restore the shadow set of the mode to which control returns.

Refer to Chapter 5, "CP0 Registers of the M14Kc<sup>TM</sup> Core" on page 112 for more information on the CP0 registers. Refer to Chapter 9, "EJTAG Debug Support in the M14Kc<sup>TM</sup> Core" on page 207 for more information on EJTAG debug registers.

#### 1.2.1.5 Memory Management Unit (MMU)

#### **Modes of Operation**

The M14Kc core implements three modes of operation:

- *User mode* is most often used for applications programs.
- Kernel mode is typically used for handling exceptions and operating-system kernel functions, including CPO
  management and I/O device accesses.
- *Debug mode* is used during system bring-up and software development. Refer to the EJTAG section for more information on debug mode.

Figure 1.2 shows the virtual address map of the MIPS Architecture.

0xFFFFFFF Memory Mapped 0xFF400000 0xFF3FFFF Memory/EJTAG1 kseg3 0xFF200000 0xF1FFFFF Memory Mapped 0xE0000000 0xDFFFFFF Kernel Virtual Address Space kseg2 Mapped, 512 MB 0xC0000000 0xBFFFFFF Kernel Virtual Address Space Unmapped, 512 MB kseg1 Uncached 0xA0000000 0x9FFFFFF Kernel Virtual Address Space kseq0 Unmapped, 512 MB 0x80000000 0x7FFFFFF User Virtual Address Space kuseg Mapped, 2048 MB 0x00000000

Figure 1.2 M14Kc™ Core Virtual Address Map

This space is mapped to memory in user or kernel mode, and by the EJTAG module in debug mode.

#### Memory Management Unit (MMU)

The M14Kc core offers one of the two choices of MMU that interfaces between the execution unit and the cache controller, namely Translation Lookaside Buffer (TLB) and Fixed Mapping Translation (FMT).

• Fixed Mapping Translation (FMT)

A FMT is smaller and simpler than a TLB. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different segments. Those segments that are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT.

Translation Lookaside Buffer (TLB)

A TLB-based MMU consists of three translation buffers: a 16 or 32 dual-entry fully associative Joint TLB (JTLB), a 4-entry fully associative Instruction TLB (JTLB), and a 4-entry fully associative data TLB (DTLB).

When an instruction address is calculated, the virtual address is compared to the contents of the 4-entry ITLB. If the address is not found in the ITLB, the JTLB is accessed. If the entry is found in the JTLB, that entry is then written into the ITLB. If the address is not found in the JTLB, a TLB refill exception is taken.

When a data address is calculated, the virtual address is compared to both the 4-entry DTLB and the JTLB. If the address is not found in the DTLB, but is found in the JTLB, that address is immediately written to the DTLB. If the address is not found in the JTLB, a TLB refill exception is taken.

The M14Kc core TLB allows pages to be protected by a read-inhibit and an execute-inhibit attribute in addition to the write-protection attribute defined by the MIPS32 PRA.

Figure 1.3 shows how the FMT is implemented in the M14Kc core.

Figure 1.3 Address Translation During Cache Access with FMT Implementation




Figure 1.4 shows how the ITLB, DTLB, and JTLB are implemented in the M14Kc core.




Figure 1.4 Address Translation During a Cache Access with TLB Implementation

The TLB consists of three address translation buffers:

- 1. 16 dual-entry fully associative Joint TLB (JTLB)
- 2. 4-entry fully associative Instruction TLB (ITLB)
- 3. 4-entry fully associative Data TLB (DTLB)
- Joint TLB (JTLB)

The M14Kc core implements a 16 or 32 dual-entry, fully associative JTLB that maps 32 virtual pages to their corresponding physical addresses. The purpose of the TLB is to translate virtual addresses and their corresponding ASIDs into a physical memory address. The translation is performed by comparing the upper bits of the virtual address (along with the ASID) against each of the entries in the *tag* portion of the joint TLB structure.

The JTLB is organized as pairs of even and odd entries containing pages that range in size from 4-Kbytes (or 1-Kbyte) to 256-Mbytes into the 4-Gbyte physical address space. By default, the minimum page size is normally 4-Kbytes on the M14Kc core; as a build time option, it is possible to specify a minimum page size of 1-Kbyte.

The JTLB is organized in page pairs to minimize the overall size. Each *tag* entry corresponds to 2 data entries: an even page entry and an odd page entry. The highest order virtual address bit not participating in the tag comparison is used to determine which of the data entries is used. Since page size can vary on a page-pair basis, the determination of which address bits participate in the comparison and which bit is used to make the even-odd determination is decided dynamically during the TLB lookup.

#### • Instruction TLB (ITLB)

The ITLB is a small 4-entry, fully associative TLB dedicated to performing translations for the instruction stream. The ITLB only maps minimum sized pages/subpages. The minimum page size is either 1-Kbyte or 4-Kbyte, depending on the *PageGrain* and *Config3* registers.

The ITLB is managed by hardware and is transparent to software. The larger JTLB is used as a backing store for the ITLB. If a fetch address cannot be translated by the ITLB, the JTLB is used to attempt to translate it in the following clock cycle. If successful, the translation information is copied into the ITLB for future use. There is a two-cycle ITLB miss penalty.

• Data TLB (DTLB)

The DTLB is a small 4-entry, fully associative TLB dedicated to performing translations for loads and stores. Similar to the ITLB, the DTLB only maps either 1-Kbyte or 4-Kbyte pages/subpages depending on the *PageGrain* and *Config3* registers.

The DTLB is managed by hardware and is transparent to software. The larger JTLB is used as a backing store for the DTLB. The JTLB is looked-up in parallel with the DTLB to minimize the DTLB miss penalty. If the JTLB translation is successful, the translation information is copied into the DTLB for future use. There is a one cycle DTLB miss penalty.

#### 1.2.1.6 Cache Controllers

The M14Kc core instruction and data cache controllers support caches of various sizes, organizations, and set-associativity. For example, the data cache can be 2 Kbytes in size and 2-way set associative, while the instruction cache can be 8 Kbytes in size and 4-way set associative. Each cache can each be accessed in a single processor cycle. In addition, each cache has its own 32-bit data path, and both caches can be accessed in the same pipeline clock cycle. Refer to "Optional Logic Blocks" on page 19 for more information on instruction and data cache organization.

The cache controllers also have built-in support for replacing one way of the cache with a scratchpad RAM. See the section entitled "Scratchpad RAM" on page 21 for more information on scratchpad RAMs.

Each cache controller contains and manages a one-line fill buffer. Besides accumulating data to be written to the cache, the fill buffer is accessed in parallel with the cache and data can be bypassed back to the core.

Refer to Chapter 7, "Caches of the M14Kc<sup>TM</sup> Core" on page 194 for more information on the instruction and data cache controllers.

#### 1.2.1.7 Bus Interface Unit (BIU)

The Bus Interface Unit (BIU) serves as the interface between the M14Kc core and the outside world. Primarily, the BIU receives read/write requests from the cache controller. These requests will be arbitrated and turned into bus transactions via the AMBA-3 AHB-lite protocol. The characteristics of the BIU are:

- AHB-Lite is a subset of the AHB bus protocol that supports a single bus master. It does not support complex Split/Retry operations.
- Shared 32-bit read/write address bus
- Two unidirectional 32-bit data buses for read and write operations
- Single read/write and burst (WRAP mode) read/write are supported.

#### 1.2.1.8 Power Management

The M14Kc core offers a number of power management features, including low-power design, active power management, and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

The M14Kc core provides two mechanisms for system-level low-power support:

• Register-controlled power management

• Instruction-controlled power management

#### Register-Controlled Power Management

The *RP* bit in the *CPO Status* register provides a software mechanism for placing the system into a low-power state. The state of the *RP* bit is available externally via the *SI\_RP* signal. The external agent then decides whether to place the device in a low-power mode, such as reducing the system clock frequency.

Three additional bits, *StatusEXL*, *StatusERL*, and *DebugDM* support the power management function by allowing the user to change the power state if an exception or error occurs while the M14Kc core is in a low-power state. Depending on what type of exception is taken, one of these three bits will be asserted and reflected on the *SI\_EXL*, *SI\_ERL*, or *EJ\_DebugM* outputs. The external agent can look at these signals and determine whether to leave the low-power state to service the exception.

The following four power-down signals are part of the system interface and change state as the corresponding bits in the CP0 registers are set or cleared:

- The SI\_RP signal represents the state of the RP bit (27) in the CPO Status register.
- The SI\_EXL signal represents the state of the EXL bit (1) in the CPO Status register.
- The SI\_ERL signal represents the state of the ERL bit (2) in the CPO Status register.
- The EJ\_DebugM signal represents the state of the DM bit (30) in the CP0 Debug register.

#### Instruction-Controlled Power Management

The second mechanism for invoking power-down mode is by executing the WAIT instruction. When the WAIT instruction is executed, the internal clock is suspended; however, the internal timer and some of the input pins (SI\_Int[5:0], SI\_NMI, SI\_Reset, and SI\_ColdReset) continue to run. When the CPU is in instruction-controlled power management mode, any interrupt, NMI, or reset condition causes the CPU to exit this mode and resume normal operation.

The M14Kc core asserts the SI\_Sleep signal, which is part of the system interface bus, whenever the WAIT instruction is executed. The assertion of SI\_Sleep indicates that the clock has stopped and the M14Kc core is waiting for an interrupt.

#### Local clock gating

The majority of the power consumed by the M14Kc core is in the clock tree and clocking registers. The core has support for extensive use of local gated clocks. Power-conscious implementors can use these gated clocks to significantly reduce power consumption within the core.

Refer to Chapter 8, "Power Management of the M14KcTM Core" on page 205 for more information on power management.

#### 1.2.2 Optional Logic Blocks

The core consists of the following optional logic blocks as shown in the block diagram in Figure 1.1.

#### 1.2.2.1 Instruction Cache

The instruction cache is an optional on-chip memory block of up to 64 Kbytes. Because the instruction cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access rather than having to wait for the physical address translation. The tag holds 22 bits of physical address, a valid bit, and a lock bit. The LRU replacement bits (0-6b per set depending on associativity) are stored in a separate array.

The instruction cache block also contains and manages the instruction line fill buffer. Besides accumulating data to be written to the cache, instruction fetches that reference data in the line fill buffer are serviced either by a bypass of that data, or data coming from the external interface. The instruction cache control logic controls the bypass function.

The M14Kc core supports instruction-cache locking. Cache locking allows critical code or data segments to be locked into the cache on a "per-line" basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache-locking function is always available on all instruction-cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

#### 1.2.2.2 Data Cache

The data cache is an optional on-chip memory block of up to 64 Kbytes. This virtually indexed, physically tagged cache is protected. Because the data cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access. The tag holds 22 bits of physical address, a valid bit, and a lock bit. There is an additional array holding dirty bits and LRU replacement algorithm bits (0-6b depending on associativity) for each set of the cache.

In addition to instruction-cache locking, the M14Kc core also supports a data-cache locking mechanism identical to the instruction cache. Critical data segments are locked into the cache on a "per-line" basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a cache miss.

The cache-locking function is always available on all data cache entries. Entries can then be marked as locked or unlocked on a per-entry basis using the CACHE instruction.

#### **Cache Memory Configuration**

The M14Kc core incorporates on-chip instruction and data caches that can each be accessed in a single processor cycle. Each cache has its own 32-bit data path and can be accessed in the same pipeline clock cycle. Table 1.1 lists the M14Kc core instruction and data cache attributes.

**Table 1.1 Instruction and Data Cache Attributes** 

Parameter	Instruction	Data
Size	0 - 64 Kbytes	0 - 64 Kbytes
Organization	1 - 4 way set associative	1 - 4 way set associative
Line Size	16 bytes	16 bytes
Read Unit	32 bits	32 bits

 Parameter
 Instruction
 Data

 Write Policies
 NA
 write-through with write allocate, write-through without write allocate, write-through without write allocate, write-back with write allocate

miss word

per line

miss word

per line

**Table 1.1 Instruction and Data Cache Attributes (Continued)** 

#### Cache Protocols

The M14Kc core supports the following cache protocols:

Miss restart after

Cache Locking

transfer of

- **Uncached:** Addresses in a memory area indicated as uncached are not read from the cache. Stores to such addresses are written directly to main memory, without changing cache contents.
- Write-through, no write allocate: Loads and instruction fetches first search the cache, reading main memory
  only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if
  the target address is cache resident. If it is resident, the cache contents are updated, and main memory is also
  written. If the cache lookup misses, only main memory is written.
- Write-through, write allocate: Similar to above, but stores missing in the cache will cause a cache refill. The store data is then written to both the cache and main memory.
- Write-back, write allocate: Stores that miss in the cache will cause a cache refill. Store data, however, is only written to the cache. Caches lines that are written by stores will be marked as dirty. If a dirty line is selected for replacement, the cache line will be written back to main memory.

#### 1.2.2.3 Scratchpad RAM

The M14Kc core also supports replacing up to one way of each cache with a scratchpad RAM. Scratchpad RAM is accessed via independent external pin interfaces for instruction and data scratchpads. The external block which connects to a scratchpad interface is user-defined and can consist of a variety of devices. The main requirement is that it must be accessible with timing similar to an internal cache RAM. Normally, this means that an index will be driven one cycle, a tag will be driven the following clock, and the scratchpad must return a hit signal and the data in the second clock. The scratchpad can easily contain a large RAM/ROM or memory-mapped registers. Unlike the fixed single-cycle cache timing, however, the scratchpad interface can also accommodate back-stalling the core pipeline if data is not available in a single clock. This back-stalling capability can be useful for operations which require multi-cycle latency. It can also be used to enable arbitration of external accesses to a shared scratchpad memory.

The core's functional interface to a scratchpad RAM is slightly different from the interface to a regular cache RAM. Additional index bits allow access to a larger array, with 1MB of scratchpad RAM versus 4KB for a cache way. These bits come from the virtual address, so on a M14Kc core care must be taken to avoid virtual aliasing. The core does not automatically refill the scratchpad way and will not select it for replacement on cache misses.

#### 1.2.2.4 microMIPS™ ISA

The M14Kc core supports the microMIPS ISA, which contains all MIPS32 ISA instructions (except for branch-likely instructions) in a new 32-bit encoding scheme, with some of the commonly used instructions also available in 16-bit encoded format. This ISA improves code density through the additional 16-bit instructions while maintaining a performance similar to MIPS32 mode. In microMIPS mode, 16-bit or 32-bit instructions will be fetched and recoded to legacy MIPS32 instruction opcodes in the pipeline's I stage, so that the M14Kc core can have the same 4KE microarchitecture. Because the microMIPS instruction stream can be intermixed with 16-bit halfword or 32-bit word size instructions on halfword or word boundaries, additional logic is in place to address the word misalignment issues, thus minimizing performance loss.

Depending on the optimization preference when both MIPS32 and microMIPS ISAs are configured, the microMIPS can be configured in performance mode, with multiple recoding blocks being executed in parallel with Tag compare for each Way Associativity, or with a single recoding block after the Tag compare logic to improve area usage.

#### 1.2.2.5 Coprocessor 2 Interface

The M14Kc core can be configured to have an interface for an on-chip coprocessor. This coprocessor can be tightly coupled to the processor core, allowing high-performance solutions integrating a graphics accelerator or DSP, for example.

The coprocessor interface is extensible and standardized on MIPS cores, allowing for design reuse. The M14Kc core supports a subset of the full coprocessor interface standard: 32b data transfer, no Coprocessor 1 support, single issue in-order data transfer to coprocessor, and one out-of-order data transfer from coprocessor.

The coprocessor interface is designed to ease integration with customer IP. The interface allows high-performance communication between the core and coprocessor. There are no late or critical signals on the interface.

Refer to Chapter 11, "M14Kc<sup>TM</sup> Processor Core Instructions" on page 288 for more information on the Coprocessor 2 supported instructions.

#### 1.2.2.6 CorExtend® User-defined Instruction Extensions

An optional CorExtend User-defined Instruction (UDI) block enables the implementation of a small number of application-specific instructions that are tightly coupled to the core's execution unit. The interface to the UDI block is external to the M14Kc core.

Such instructions may operate on a general-purpose register, immediate data specified by the instruction word, or local state stored within the UDI block. The destination may be a general-purpose register or local UDI state. The operation may complete in one cycle or multiple cycles, if desired.

Refer to Table 11.3 "Special2 Opcode Encoding of Function Field" for a specification of the opcode map available for user-defined instructions.

#### 1.2.2.7 EJTAG Debug Support

The M14Kc core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard user and kernel modes of operation, the M14Kc core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a debug exception return (DERET) instruction is executed. During this time, the processor executes the debug exception-handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the M14Kc core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification specify which registers are selected and how they are used.

### **Debug Registers**

Four debug registers (*DEBUG*, *DEBUG*2, *DEPC*, and *DESAVE*) have been added to the MIPS Coprocessor 0 (CP0) register set. The *DEBUG* and *DEBUG*2 registers show the cause of the debug exception and are used for setting up single-step operations. The *DEPC* (Debug Exception Program Counter) register holds the address on which the debug exception was taken, which is used to resume program execution after the debug operation finishes. Finally, the *DESAVE* (Debug Exception Save) register enables the saving of general-purpose registers used during execution of the debug exception handler.

To exit debug mode, a Debug Exception Return (DERET) instruction is executed. When this instruction is executed, the system exits debug mode, allowing normal execution of application and system code to resume.

#### **EJTAG Hardware Breakpoints**

There are several types of *simple* hardware breakpoints defined in the EJTAG specification. These stop the normal operation of the CPU and force the system into debug mode. There are two types of simple hardware breakpoints implemented in the M14Kc core: Instruction breakpoints and Data breakpoints. Additionally, *complex* hardware breakpoints can be included, which allow detection of more intricate sequences of events.

The M14Kc core can be configured with the following breakpoint options:

- No data or instruction, or complex breakpoints
- One data and two instruction breakpoints, without complex breakpoints
- · Two data and four instruction breakpoints, without complex breakpoints
- Two data and six instruction breakpoints, with or without complex breakpoints
- Four data and eight instruction breakpoints, with or without complex breakpoints

Instruction breakpoints occur on instruction execution operations, and the breakpoint is set on the virtual address. Instruction breakpoints can also be made on the ASID value used by the MMU. A mask can be applied to the virtual address to set breakpoints on a binary range of instructions.

Data breakpoints occur on load/store transactions, and the breakpoint is set on a set of virtual address and ASID values, with the same single address or binary address range as the Instruction breakpoint. Data breakpoints can be set on a load, a store, or both. Data breakpoints can also be set to match on the operand value of the load/store operation, with byte-granularity masking. Finally, masks can be applied to both the virtual address and the load/store value.

In addition, the M14Kc core has a configurable feature to support data and instruction address-range triggered breakpoints, where a breakpoint can occur when a virtual address is either within or outside a pair of 32-bit addresses. Unlike the traditional address-mask control, address-range triggering is not restricted to a power-of-two binary boundary.

Complex breakpoints utilize the simple instruction and data breakpoints and break when combinations of events are seen. Complex break features include:

- Pass Counters Each time a matching condition is seen, a counter is decremented. The break or trigger will only be enabled when the counter has counted down to 0.
- Tuples A tuple is the pairing of an instruction and a data breakpoint. The tuple will match if both the virtual address of the load or store instruction matches the instruction breakpoint, and the data breakpoint of the resulting load or store address and optional data value matches.
- Priming This allows a breakpoint to be enabled only after other break conditions have been met. Also called *sequential* or *armed triggering*.
- Qualified This feature uses a data breakpoint to qualify when an instruction breakpoint can be taken. When a load matches the data address and the data value, the instruction break will be enabled. If a load matches the address, but has mis-matching data, the instruction break will be disabled.

#### **Performance Counters**

Performance counters are used to accumulate occurrences of internal predefined events/cycles/conditions for program analysis, debug, or profiling. A few examples of event types are clock cycles, instructions executed, specific instruction types executed, loads, stores, exceptions, and cycles while the CPU is stalled. There are two, 32-bit counters. Each can count one of the 64 internal predefined events selected by a corresponding control register. A counter overflow can be programmed to generate an interrupt, where the interrupt-handler software can maintain larger total counts.

#### PC/Address Sampling

This sampling function is used for program profiling and hot-spots analysis. Instruction PC and/or Load/Store addresses can be sampled periodically. The result is scanned out through the EJTAG port. The *Debug Control Register* (*DCR*) is used to specify the sample period and the sample trigger.

#### Fast Debug Channel (FDC)

The M14Kc core includes an optional FDC as a mechanism for high bandwidth data transfer between a debug host/probe and a target. FDC provides a FIFO buffering scheme to transfer data serially, with low CPU overhead and minimized waiting time. The data transfer occurs in the background, and the target CPU can choose either to check the status of the transfer periodically or to be interrupted at the end of the transfer.

M14Kc

Receive from 32
Probe to Core

Transmit from 32
Core to Probe

Tap Controller

TMS

Probe

Figure 1.5 FDC Overview

#### *iFlowtrace*™

The M14Kc core has an option for a simple trace mechanism named iFlowtrace. This mechanism only traces the instruction PC, not data addresses or values. This simplification allows the trace block to be smaller and the trace compression to be more efficient. iFlowtrace memory can be configured as off-chip, on-chip, or both.

iFlowtrace also offers special-event trace modes when normal tracing is disabled, namely:

- Function Call/Return and Exception Tracing mode to trace the PC value of function calls and returns and/or
  exceptions and returns.
- Breakpoint Match mode traces the breakpoint ID of a matching breakpoint and, for data breakpoints, the PC value of the instruction that caused it.
- Filtered Data Tracing mode traces the ID of a matching data breakpoint, the load or store data value, access type and memory access size, and the low-order address bits of the memory access, which is useful when the data breakpoint is set up to match a binary range of addresses.
- User Trace Messages. The user can instrument their code to add their own 32-bit value messages into the trace by writing to the Cop0 UTM register.
- Delta Cycle mode works in combination with the above trace modes to provide a timestamp between stored
  events. It reports the number of cycles that have elapsed since the last message was generated and put into the
  trace.

Refer to Chapter 9, "EJTAG Debug Support in the M14Kc<sup>TM</sup> Core" on page 207 for more information on the EJTAG features.

#### cJTAG Support

The M14Kc core provides an external conversion block which converts the existing EJTAG (IEEE 1149.1) 4-wire interface at the M14Kc core to a cJTAG (IEEE 1149.7) 2-wire interface. cJTAG reduces the number of wires from 4 to 2 and enables the support of Star-2 scan topology in the system debug environment.

M14Kc **EJTAG** cJTAGEJTAG 4-wire 2-wire interfaceinterface TDI cJTAG TMSC TDO Tap TCK Conversion TCK Controller Block TMS

Figure 1.6 cJTAG Support

#### SecureDebug

SecureDebug improves security by disabling untrusted EJTAG debug access. An input signal is used to disable debug features, such as Probe Trap, Debug Interrupt Exception (EjtagBrk and DINT), EJTAGBOOT instruction, and PC Sampling.

Introduction to the MIPS32® M14Kc™ Processor Core

1.2 M14Kc™ Core Block Diagram

# Pipeline of the M14Kc™ Core

The M14Kc processor core implements a 5-stage pipeline similar to the original 4KE pipeline. The pipeline allows the processor to achieve high frequency while minimizing device complexity, reducing both cost and power consumption. This chapter contains the following sections:

- Section 2.1 "Pipeline Stages"
- Section 2.2 "Instruction Cache Miss"
- Section 2.3 "Data Cache Miss"
- Section 2.4 "Multiply/Divide Operations"
- Section 2.5 "MDU Pipeline High-performance MDU"
- Section 2.6 "MDU Pipeline Area-Efficient MDU"
- Section 2.7 "Branch Delay"
- Section 2.8 "Data Bypassing"
- Section 2.10 "Interlock Handling"
- Section 2.11 "Slip Conditions"
- Section 2.12 "Instruction Interlocks"
- Section 2.13 "Hazards"

## 2.1 Pipeline Stages

The M14Kc core implements a 5-stage pipeline with a performance similar to the 4KE pipeline. The pipeline allows the processor to achieve high frequency while minimizing device complexity, reducing both cost and power consumption.

The M14Kc core pipeline consists of five stages:

- Instruction (I Stage)
- Execution (E Stage)
- Memory (M Stage)
- Align (A Stage)

#### • Writeback (W stage)

The M14Kc core implements a bypass mechanism that allows the result of an operation to be forwarded directly to the instruction that needs it without having to write the result to the register and then read it back.

The M14Kc soft core includes a build-time option that determines the type of multiply/divide unit (MDU) implemented. The MDU can be either a high-performance 32x16 multiplier array or an iterative, area-efficient array. The MDU choice has a significant effect on the MDU pipeline, and the latency of multiply/divide instructions executed on the core. Software can query the type of MDU present on a specific implementation of the core by querying the MDU bit in the Config register (CP0 register 16, select 0); see Chapter 5, "CP0 Registers of the M14Kc<sup>TM</sup> Core" on page 112 for more details.

The M14Kc has a build-time MMU type option between TLB or FMT implementation.

Figure 2.1 shows the operations performed in each pipeline stage of the M14Kc processor, when the high-performance multiplier is present.




Figure 2.1 M14Kc™ Core Pipeline Stages with high-performance MDU and optional TLB MMU

Figure 2.2 shows the operations performed in each pipeline stage of the M14Kc processor core, when the area-efficient multiplier is present.




Figure 2.2 M14Kc™ Core Pipeline Stages with area-efficient MDU

### 2.1.1 | Stage: Instruction Fetch

During the Instruction fetch stage:

- An instruction is fetched from the instruction cache.
- The I-TLB performs a virtual-to-physical address translation.
- If both MIPS32 and microMIPS ISAs are supported, microMIPS instructions are converted to MIPS32-like instructions. If the MIPS32 ISA is not supported, 16-bit microMIPS instructions will be first recoded into 32-bit microMIPS equivalent instructions, and then decoded in native microMIPS ISA format.

### 2.1.2 E Stage: Execution

During the Execution stage:

- Operands are fetched from the register file.
- Operands from the M and A stage are bypassed to this stage.
- The Arithmetic Logic Unit (ALU) begins the arithmetic or logical operation for register-to-register instructions.
- The ALU calculates the data virtual address for load and store instructions.
- The ALU determines whether the branch condition is true and calculates the virtual branch target address for branch instructions.
- Instruction logic selects an instruction address.
- All multiply and divide operations begin in this stage.

### 2.1.3 M Stage: Memory Fetch

During the Memory fetch stage:

- The arithmetic ALU operation completes.
- The data cache access and the data virtual-to-physical address translation are performed for load and store instructions.
- Data cache lookup is performed and a hit/miss determination is made.
- A 16x16 or 32x16 multiply calculation completes (high-performance MDU option).
- A 32x32 multiply operation stalls the MDU pipeline for one clock in the M stage (high-performance MDU option).
- A multiply operation stalls the MDU pipeline for 31 clocks in the M stage (area-efficient MDU option).
- A multiply-accumulate operation stalls the MDU pipeline for 33 clocks in the M stage (area-efficient MDU option).
- A divide operation stalls the MDU pipeline for a maximum of 34 clocks in the M stage. Early-in sign extension detection on the dividend will skip 7, 15, or 23 stall clocks (only the divider in the fast MDU option supports early-in detection).

### 2.1.4 A Stage: Align

During the Align stage:

- Load data is aligned to its word boundary.
- A multiply/divide operation updates the HI/LO registers (area-efficient MDU option).
- Multiply operation performs the carry-propagate-add. The actual register writeback is performed in the W stage (high-performance MDU option).
- A MUL operation makes the result available for writeback. The actual register writeback is performed in the W stage.
- EJTAG complex break conditions are evaluated.

### 2.1.5 W Stage: Writeback

During the Writeback stage:

• For register-to-register or load instructions, the result is written back to the register file.

### 2.2 Instruction Cache Miss

When the instruction cache is indexed, the instruction address is translated to determine if the required instruction resides in the cache. An instruction cache miss occurs when the requested instruction address does not reside in the

instruction cache. When a cache miss is detected in the I stage, the core transitions to the E stage. The pipeline stalls in the E stage until the miss is resolved. The bus interface unit must select the address from multiple sources. If the address bus is busy, the request will remain in this arbitration stage (B-ASel in Figure 2.3) until the bus is available. The core drives the selected address onto the bus. The number of clocks before data is returned is then determined by the array containing the data.

When the data is returned to the core, the critical word is written to the instruction register for immediate use. The bypass mechanism allows the core to use the data as soon as it arrives, as opposed to having the entire cache line written to the instruction cache, then reading out the required word.

Figure 2.3 shows a timing diagram of an instruction cache miss.

I-Cache RegRd ALU Op
I-TLB I-TLB B-ASel Bus\* IC-Bypass I Dec
I-A1 I-A2

Figure 2.3 Instruction Cache Miss Timing

### 2.3 Data Cache Miss

When the data cache is indexed, the data address is translated to determine if the required data resides in the cache. A data cache miss occurs when the requested data address does not reside in the data cache.

When a data cache miss is detected in the M stage (D-TLB), the core transitions to the A stage. The pipeline stalls in the A stage until the miss is resolved (requested data is returned). The bus interface unit arbitrates between multiple requests and selects the correct address to be driven onto the bus (B-ASel in Figure 2.4). The core drives the selected address onto the bus. The number of clocks before data is returned is then determined by the array containing the data.

When the data is returned to the core, the critical word of data passes through the aligner before being forwarded to the execution unit. The bypass mechanism allows the core to use the data as soon as it arrives, as opposed to having the entire cache line written to the data cache, then reading out the required word.

Figure 2.4 shows a timing diagram of a data cache miss.

<sup>\*</sup> Contains all of the cycles that address and data are utilizing the bus.




Figure 2.4 Load/Store Cache Miss Timing

#### \* Contains all of the time that address and data are utilizing the bus.

## 2.4 Multiply/Divide Operations

The M14Kc core implements the standard MIPS II<sup>TM</sup> multiply and divide instructions. Additionally, several new instructions were standardized in the MIPS32 architecture for enhanced performance.

The targeted multiply instruction, MUL, specifies that multiply results be placed in the general-purpose register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction, required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Four instructions, multiply-add (MADD), multiply-add-unsigned (MADDU), multiply-subtract (MSUB), and multiply-subtract-unsigned (MSUBU), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD/MADDU instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB/MSUBU instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD/MADDU and MSUB/MSUBU operations are commonly used in DSP algorithms.

All multiply operations (except the MUL instruction) write to the HI/LO register pair. All integer operations write to the general purpose registers (GPR). Because MDU operations write to different registers than integer operations, integer instructions that follow can execute before the MDU operation has completed. The MFLO and MFHI instructions are used to move data from the HI/LO register pair to the GPR file. If an MFLO or MFHI instruction is issued before the MDU operation completes, it will stall to wait for the data.

## 2.5 MDU Pipeline - High-performance MDU

The M14Kc processor core contains an autonomous multiply/divide unit (MDU) with a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows multi-cycle MDU operations, such as a divide, to be partially masked by system stalls and/or other integer unit instructions.

The MDU consists of a 32x16 Booth-encoded multiplier array, a carry propagate adder, result/accumulation registers (HI and LO), multiply and divide state machines, and all necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The core only checks the latter (*rt*) operand value to determine how many times the operation must pass through the multiplier array. The 16x16 and 32x16 operations pass through the multiplier array once. A 32x32 operation passes through the multiplier array twice.

The MDU supports execution of a 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issue of back-to-back 32x32 multiply operations. Multiply operand size is automatically determined by logic built into the MDU. Divide operations are implemented with a simple 1 bit per clock iterative algorithm with an early in detection of sign extension on the dividend (*rs*). Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 2.1 lists the latencies (number of cycles until a result is available) for multiply, and divide instructions. The latencies are listed in terms of pipeline clocks. In this table 'latency' refers to the number of cycles necessary for the first instruction to produce the result needed by the second instruction.

Table 2.1 MDU Instruction Latencies (High-Performance MDU)

Size of Operand	Instruction	n Sequence	Latency
1st Instruction <sup>[1]</sup>	1st Instruction	2nd Instruction	Clocks
16 bit	MULT/MULTU, MADD/MADDU, MSUB/MSUBU	MADD/MADDU, MSUB/MSUBU or MFHI/MFLO	1
32 bit	MULT/MULTU, MADD/MADDU, or MSUB/MSUBU	MADD/MADDU, MSUB/MSUBU or MFHI/MFLO	2
16 bit	MUL	Integer operation <sup>[2]</sup>	2 <sup>[3]</sup>
32 bit	MUL	Integer operation <sup>[2]</sup>	2 <sup>[3]</sup>
8 bit	DIVU	MFHI/MFLO	9
16 bit	DIVU	MFHI/MFLO	17
24 bit	DIVU	MFHI/MFLO	25
32 bit	DIVU	MFHI/MFLO	33
8 bit	DIV	MFHI/MFLO	10 <sup>[4]</sup>
16 bit	DIV	MFHI/MFLO	18[4]
24 bit	DIV	MFHI/MFLO	26 <sup>[4]</sup>
32 bit	DIV	MFHI/MFLO	34 <sup>[4]</sup>
any	MFHI/MFLO	Integer operation <sup>[2]</sup>	2
any	MTHI/MTLO	MADD/MADDU or MSUB/MSUBU	1

<sup>[1]</sup> For multiply operations, this is the *rt* operand. For divide operations, this is the *rs* operand.

In Table 2.1, a latency of one means that the first and second instructions can be issued back-to-back in the code, without the MDU causing any stalls in the IU pipeline. A latency of two means that if issued back-to-back, the IU pipeline will be stalled for one cycle. MUL operations are special, because the MDU needs to stall the IU pipeline in order to maintain its register file write slot. As a result, the MUL 16x16 or 32x16 operation will always force a one-cycle stall of the IU pipeline, and the MUL 32x32 will force a two-cycle stall. If the integer instruction immediately following the MUL operation uses its result, an additional stall is forced on the IU pipeline.

<sup>[2]</sup> Integer Operation refers to any integer instruction that uses the result of a previous MDU operation.

<sup>[3]</sup> This does not include the 1 or 2 IU pipeline stalls (16 bit or 32 bit) that the MUL operation causes irrespective of the following instruction. These stalls do not add to the latency of 2.

<sup>[4]</sup> If both operands are positive, then the Sign Adjust stage is bypassed. Latency is then the same as for DIVU.

Table 2.2 lists the repeat rates (peak issue rate of cycles until the operation can be reissued) for multiply accumulate/subtract instructions. The repeat rates are listed in terms of pipeline clocks. In this table 'repeat rate' refers to the case where the first MDU instruction (in the table below) if back-to-back with the second instruction.

Table 2.2 MDU Instruction Repeat Rates (High-Performance MDU)

Operand Size of 1st	Instruction Sequence			
Instruction	1st Instruction	2nd Instruction	Repeat Rate	
16 bit	MULT/MULTU, MADD/MADDU, MSUB/MSUBU	MADD/MADDU, MSUB/MSUBU	1	
32 bit	MULT/MULTU, MADD/MADDU, MSUB/MSUBU MADD/MADDU, MSUB/MSUBU		2	

Figure 2.5 below shows the pipeline flow for the following sequence:

- 1. 32x16 multiply (Mult<sub>1</sub>)
- 2. Add
- 3. 32x32 multiply (Mult<sub>2</sub>)
- 4. Subtract (Sub)

The 32x16 multiply operation requires one clock of each pipeline stage to complete. The 32x32 multiply operation requires two clocks in the  $M_{MDU}$  pipe-stage. The MDU pipeline is shown as the shaded areas of Figure 2.5 and always starts a computation in the final phase of the E stage. As shown in the figure, the  $M_{MDU}$  pipe-stage of the MDU pipeline occurs in parallel with the M stage of the IU pipeline, the  $A_{MDU}$  stage occurs in parallel with the A stage, and the  $W_{MDU}$  stage occurs in parallel with the W stage. In general this need not be the case. Following the 1st cycle of the M stages, the two pipelines need not be synchronized. This does not present a problem because results in the MDU pipeline are written to the HI and LO registers, while the integer pipeline results are written to the register file.

Figure 2.5 MDU Pipeline Behavior During Multiply Operations

	cycle 1	cycle 2	cycle 3	cycle 4	cycle 5	cycle 6	cycle 7	cycle 8
		l	1		1	ı	l	ı i
$Mult_1$	I	E	M <sub>MDU</sub>	A <sub>MDU</sub>	W <sub>MDU</sub>		l I	
Add		I	E	M	A	W		
$Mult_2$			I	E	M <sub>MDU</sub>	M <sub>MDU</sub>	A <sub>MDU</sub>	$W_{ m MDU}$
Sub				I	Е	M	A	W
		1		1	Ì	1	1	<u> </u>

The following is a cycle-by-cycle analysis of Figure 2.5.

1. The first 32x16 multiply operation (Mult<sub>1</sub>) is fetched from the instruction cache and enters the I stage.


- 2. An Add operation enters the I stage. The Mult<sub>1</sub> operation enters the E stage. The integer and MDU pipelines share the I and E pipeline stages. At the end of the E stage in cycle 2, the MDU pipeline starts processing the multiply operation (Mult<sub>1</sub>).
- 3. In cycle 3, a 32x32 multiply operation (Mult<sub>2</sub>) enters the I stage and is fetched from the instruction cache. Since the Add operation has not yet reached the M stage by cycle 3, there is no activity in the M stage of the integer pipeline at this time.
- 4. In cycle 4, the Subtract instruction enters I stage. The second multiply operation (Mult<sub>2</sub>) enters the E stage. And the Add operation enters M stage of the integer pipe. Since the Mult<sub>1</sub> multiply is a 32x16 operation, only one clock is required for the M<sub>MDU</sub> stage, hence the Mult<sub>1</sub> operation passes to the A<sub>MDU</sub> stage of the MDU pipeline.
- 5. In cycle 5, the Subtract instruction enters E stage. The Mult<sub>2</sub> multiply enters the M<sub>MDU</sub> stage. The Add operation enters the A stage of the integer pipeline. The Mult<sub>1</sub> operation completes and is written back in to the HI/LO register pair in the W<sub>MDU</sub> stage.
- 6. Since a 32x32 multiply requires two passes through the multiplier, with each pass requiring one clock, the 32x32 Mult<sub>2</sub> remains in the M<sub>MDU</sub> stage in cycle 6. The Sub instruction enters M stage in the integer pipeline. The Add operation completes and is written to the register file in the W stage of the integer pipeline.
- 7. The Mult<sub>2</sub> multiply operation progresses to the A<sub>MDU</sub> stage, and the Sub instruction progress to the A stage.
- 8. The Mult<sub>2</sub> operation completes and is written to the HI/LO registers pair in the W<sub>MDU</sub> stage, while the Sub instruction writes to the register file in the W stage.

### 2.5.1 32x16 Multiply (High-Performance MDU)

The 32x16 multiply operation begins in the last phase of the E stage, which is shared between the integer and MDU pipelines. In the latter phase of the E stage, the rs and rt operands arrive and the Booth-recoding function occurs at this time. The multiply calculation requires one clock and occurs in the  $M_{MDU}$  stage. In the  $A_{MDU}$  stage, the carry-propagate-add (CPA) function occurs and the operation is completed. The result is ready to be read from the HI/LO registers in the  $W_{MDU}$  stage.

Figure 2.6 shows a diagram of a 32x16 multiply operation.

Figure 2.6 MDU Pipeline Flow During a 32x16 Multiply Operation




### 2.5.2 32x32 Multiply (High-Performance MDU)

The 32x32 multiply operation begins in the last phase of the E stage, which is shared between the integer and MDU pipelines. In the latter phase of the E stage, the rs and rt operands arrive and the Booth-recoding function occurs at this time. The multiply calculation requires two clocks and occurs in the  $M_{MDU}$  stage. In the  $A_{MDU}$  stage, the CPA function occurs and the operation is completed.

Figure 2.7 shows a diagram of a 32x32 multiply operation.





### 2.5.3 Divide (High-Performance MDU)

Divide operations are implemented using a simple non-restoring division algorithm. This algorithm works only for positive operands, hence the first cycle of the M<sub>MDU</sub> stage is used to negate the *rs* operand (RS Adjust) if needed. Note that this cycle is spent even if the adjustment is not necessary. During the next maximum 32 cycles (3-34) an iterative add/subtract loop is executed. In cycle 3 an early-in detection is performed in parallel with the add/subtract. The adjusted *rs* operand is detected to be zero extended on the upper most 8, 16 or 24 bits. If this is the case the following 7, 15 or 23 cycles of the add/subtract iterations are skipped.

The remainder adjust (Rem Adjust) cycle is required if the remainder was negative. Note that this cycle is spent even if the remainder was positive. A sign adjust is performed on the quotient and/or remainder if necessary. The sign adjust stage is skipped if both operands are positive. In this case the Rem Adjust is moved to the A<sub>MDU</sub> stage.

Figure 2.8, Figure 2.9, Figure 2.10 and Figure 2.11 show the latency for 8, 16, 24 and 32 bit divide operations, respectively. The repeat rate is either 11, 19, 27 or 35 cycles (one less if the *sign adjust* stage is skipped) as a second divide can be in the *RS Adjust* stage when the first divide is in the *Reg WR* stage.

Figure 2.8 High-Performance MDU Pipeline Flow During a 8-bit Divide (DIV) Operation




Figure 2.9 High-Performance MDU Pipeline Flow During a 16-bit Divide (DIV) Operation




Figure 2.10 High-Performance MDU Pipeline Flow During a 24-bit Divide (DIV) Operation





Figure 2.11 High-Performance MDU Pipeline Flow During a 32-bit Divide (DIV) Operation



## 2.6 MDU Pipeline - Area-Efficient MDU

The area-efficient multiply/divide unit (MDU) is a separate autonomous block for multiply and divide operations. The MDU is not pipelined, but rather performs the computations iteratively in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows the long-running MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The MDU consists of one 32-bit adder result-accumulate registers (HI and LO), a combined multiply/divide state machine, and all multiplexers and control logic. A simple 1-bit-per-clock recursive algorithm is used for both multiply and divide operations. Using Booth's algorithm all multiply operations complete in 32 clocks. Two extra clocks are needed for multiply-accumulate. The non-restoring algorithm used for divide operations will not work with negative numbers. Adjustment before and after are thus required depending on the sign of the operands. All divide operations complete in 33 to 35 clocks.

Table 2.3 lists the latencies (number of cycles until a result is available) for multiply and divide instructions. The latencies are listed in terms of pipeline clocks. In this table 'latency' refers to the number of cycles necessary for the second instruction to use the results of the first.

Table 2.3 M14Kc<sup>™</sup> Core Instruction Latencies (Area-Efficient MDU)

Operand Signs of	Instruction	Instruction Sequence		
1st Instruction (Rs,Rt)	1st Instruction	2nd Instruction	- Latency Clocks	
any, any	MULT/MULTU	MADD/MADDU, MSUB/MSUBU, or MFHI/MFLO	32	
any, any	MADD/MADDU, MSUB/MSUBU	MADD/MADDU, MSUB/MSUBU, or MFHI/MFLO	34	
any, any	MUL	Integer operation <sup>[1]</sup>	32	
any, any	DIVU	MFHI/MFLO	33	

Operand Signs of	Instruction Sequence		
1st Instruction (Rs,Rt)	1st Instruction	2nd Instruction	Latency Clocks
pos, pos	DIV	MFHI/MFLO	33
any, neg	DIV	MFHI/MFLO	34
neg, pos	DIV	MFHI/MFLO	35
any, any	MFHI/MFLO	Integer operation <sup>[1]</sup>	2
any, any	MTHI/MTLO	MADD/MADDU, MSUB/MSUBU	1


Table 2.3 M14Kc<sup>™</sup> Core Instruction Latencies (Area-Efficient MDU)

### 2.6.1 Multiply (Area-Efficient MDU)

Multiply operations are executed using a simple iterative multiply algorithm. Using Booth's approach, this algorithm works for both positive and negative operands. The operation uses 32 cycles in  $M_{MDU}$  stage to complete a multiplication. The register writeback to HI and LO are done in the A stage. For MUL operations, the register file writeback is done in the  $W_{MDU}$  stage.

Figure 2.12 shows the latency for a multiply operation. The repeat rate is 33 cycles as a second multiply can be in the first  $M_{MDU}$  stage when the first multiply is in  $A_{MDU}$  stage.

Figure 2.12 M14Kc™ Area-Efficient MDU Pipeline Flow During a Multiply Operation




## 2.6.2 Multiply Accumulate (Area-Efficient MDU)

Multiply-accumulate operations use the same multiply machine as used for multiply only. Two extra stages are needed to perform the addition/subtraction. The operations uses 34 cycles in  $M_{\mbox{\scriptsize MDU}}$  stage to complete the multiply-accumulate. The register writeback to HI and LO are done in the A stage.

Figure 2.13 shows the latency for a multiply-accumulate operation. The repeat rate is 35 cycles as a second multiply-accumulate can be in the E stage when the first multiply is in the last  $M_{MDU}$  stage.

Figure 2.13 M14Kc™ Core Area-Efficient MDU Pipeline Flow During a Multiply Accumulate Operation




### 2.6.3 Divide (Area-Efficient MDU)

Divide operations also implement a simple non-restoring algorithm. This algorithm works only for positive operands, hence the first cycle of the  $M_{MDU}$  stage is used to negate the rs operand (RS Adjust) if needed. Note that this cycle is executed even if negation is not needed. The next 32 cycle (3-34) executes an interactive add/subtract-shift function.

Two sign adjust (Sign Adjust 1/2) cycles are used to change the sign of one or both the quotient and the remainder. Note that one or both of these cycles are skipped if they are not needed. The rule is, if both operands were positive or if this is an unsigned division; both of the sign adjust cycles are skipped. If the *rs* operand was negative, one of the sign adjust cycles is skipped. If only the *rs* operand was negative, none of the sign adjust cycles are skipped. Register writeback to HI and LO are done in the A stage.

Figure 2.14 shows the pipeline flow for a divide operation. The repeat rate is either 34, 35 or 36 cycles (depending on how many sign adjust cycles are skipped) as a second divide can be in the E stage when the first divide is in the last  $M_{\rm MDU}$  stage.

Figure 2.14 M14Kc™ Core Area-Efficient MDU Pipeline Flow During a Divide (DIV) Operation



## 2.7 Branch Delay

The pipeline has a branch delay of one cycle. The one-cycle branch delay is a result of the branch decision logic operating during the E pipeline stage. This allows the branch target address to be used in the I stage of the instruction following 2 cycles after the branch instruction. By executing the 1st instruction following the branch instruction sequentially before switching to the branch target, the intervening branch delay slot is utilized. This avoids bubbles being injected into the pipeline on branch instructions. Both the address calculation and the branch condition check are performed in the E stage.

The pipeline begins the fetch of either the branch path or the fall-through path in the cycle following the delay slot. After the branch decision is made, the processor continues with the fetch of either the branch path (for a taken branch) or the fall-through path (for the non-taken branch).

The branch delay means that the instruction immediately following a branch is always executed, regardless of the branch direction. If no useful instruction can be placed after the branch, then the compiler or assembler must insert a NOP instruction in the delay slot.

Figure 2.15 illustrates the branch delay.




Figure 2.15 IU Pipeline Branch Delay

## 2.8 Data Bypassing

Most MIPS32 instructions use one or two register values as source operands. These operands are fetched from the register file in the first part of E stage. The ALU straddles the E-to-M boundary, and can present the result early in the M stage. However, the result is not written to the register file before the W stage. If no precautions were taken, it would take 3 cycles before the result was available for the following instructions. To avoid this, data bypassing is implemented.

Between the register file and the ALU a data-bypass multiplexer is placed on both operands (see figure below). This enables the M14Kc core to forward data from a preceding instruction whose target is a source register of a following instruction. An M to E bypass and an A to E bypass feed the bypass multiplexers. A W to E bypass is not needed, as the register file is capable of making an internal bypass of Rd write data directly to the Rs and Rt read ports.




Figure 2.16 IU Pipeline Data Bypass

Figure 2.17 shows the data bypass for an Add<sub>1</sub> instruction followed by a Sub<sub>2</sub> and another Add<sub>3</sub> instruction. The Sub<sub>2</sub> instruction uses the output from the Add<sub>1</sub> instruction as one of the operands, and thus the M to E bypass is used. The following Add<sub>3</sub> uses the result from both the first Add<sub>1</sub> instruction and the Sub<sub>2</sub> instruction. Since the Add<sub>1</sub> data is now in A stage, the A to E bypass is used, and the M to E bypass is used to bypass the Sub<sub>2</sub> data to the Add<sub>2</sub> instruction.




Figure 2.17 IU Pipeline M to E bypass

### 2.8.1 Load Delay

Load delay refers to the fact that data fetched by a load instruction is not available in the integer pipeline until after the load aligner in A stage. All instructions need the source operands available in the E stage. An instruction immediately following a load instruction will, if it has the same source register as was the target of the load, cause an instruction interlock pipeline slip in the E stage (see 2.12 "Instruction Interlocks" on page 46). If an instruction following the load by 1 or 2 cycles uses the data from the load, the A to E bypass (see Figure 2.30) serves to reduce or avoid stall cycles. An instruction flow of this is shown in Figure 2.18.




Figure 2.18 IU Pipeline A to E Data bypass

### 2.8.2 Move from HI/LO and CP0 Delay

As indicated in Figure 2.30, not only load data, but also data moved from the HI or LO registers (MFHI/MFLO) and data moved from CP0 (MFC0) enters the IU-Pipeline in the A stage. That is, data is not available in the integer pipeline until early in the A stage. The A to E bypass is available for this data. But as for Loads, an instruction following immediately after one of these move instructions must be paused for one cycle if the target of the move is among the

sources of the following instruction and this causes an interlock slip in the E stage (see 2.12 "Instruction Interlocks" on page 46). An interlock slip after a MFHI is illustrated in Figure 2.19.

One Cycle W Τ Ε Α MFHI (to R3) Μ Data bypass from A to E E (slip) Μ Α W ADD (R4=R3+R5)

Figure 2.19 IU Pipeline Slip after a MFHI

## 2.9 Coprocessor 2 Instructions

If a coprocessor 2 is attached to the M14Kc core, a number of transactions must take place on the CP2 Interface for each coprocessor 2 instruction. First, if the CU[2] bit in the CP0 *Status* register is not set, then no coprocessor 2 related instruction will start a transaction on the CP2 Interface; instead, a Coprocessor Unusable exception will be signaled. If the CU[2] bit is set, and a coprocessor 2 instruction is fetched, the following transactions will occur on the CP2 Interface:

- 1. The Instruction is presented on the instructions bus in E stage. Coprocessor 2 can do a decode in the same cycle.
- 2. The Instruction is validated from the core in M stage. From this point, the core will accept control and data signals back from coprocessor 2. All control and data signals from coprocessor 2 are captured on input latches to the core.
- 3. If all the expected control and data signals were presented to the core in the previous M stage, the core will proceed to execute the A stage. If some return information is missing, the A stage will not advance and cause a slip in all I, E, and M stages (see 2.11 "Slip Conditions" on page 45).

  If this instruction sent data from the core to coprocessor 2, this data is sent in the A stage.
- 4. The instruction completion is signaled to coprocessor 2 in the W stage. Potential data from the coprocessor is written to the register file.

Figure 2.20 shows the timing relationship between the M14Kc core and coprocessor 2 for all coprocessor 2 instructions.

One Cycle One Cycle One Cycle One Cycle One Cycle COP2 inst. Ε Μ W Α Capture Fetch Core internal Decode and Get ToData Control & from memory operations instrucion setup valid FromData Core to CP2 Instrucion Validate inst. ToData Complete info. CP2 to Core Control & Readv FromData info. CP2 internal Get ready for See Capture Complete Decode & get operations new inst. FromData **ToData** instruction

Figure 2.20 Coprocessor 2 Interface Transactions

As can be seen in the Figure, all control and data from the coprocessor must occur in the M stage. If this is not the case, the A stage will start slipping in the following cycle and thus stall the I, E, M. and A stages; but if all expected control and data is available in the M stage, coprocessor 2 instructions can execute with no pipeline stalls. The only exception to this is the Branch on Coprocessor conditions (BC2) instruction. All branch instructions, including the regular BEQ, BNE, etc., must be resolved in the E stage. The M14Kc core does not have branch prediction logic, and thus the target address must be available before the end of the E stage. The BC2 instruction has to follow the same protocol as all other coprocessor 2 instructions on the CP2 Interface. All core interface operations belonging to the E, M, and A stages will have to occur in the E stage for BC2 instructions. This means that a BC2 instruction always slips for a minimum of 2 cycles int the E stage, and any delay in the return of branch information from coprocessor 2 will add to the number of slip cycles. All other Coprocessor 2 instructions can operate without slips, provided that all control and data information from coprocessor 2 is transferred in the M stage.

## 2.10 Interlock Handling

Smooth pipeline flow is interrupted when cache misses occur or when data dependencies are detected. Interruptions handled entirely in hardware, such as cache misses, are referred to as *interlocks*. At each cycle, interlock conditions are checked for all active instructions.

Table 2.4 lists the types of pipeline interlocks for the M14Kc processor core.

Interlock Type	Sources	Slip Stage
ITLB Miss	Instruction TLB	I Stage
ICache Miss	Instruction cache	E Stage
Instruction	Producer-consumer hazards	E/M Stage
	Hardware Dependencies (MDU/TLB)	E Stage
	BC2 waiting for COP2 Condition Check	
DTLB Miss	Data TLB	M Stage

**Table 2.4 Pipeline Interlocks** 

**Table 2.4 Pipeline Interlocks (Continued)** 

Interlock Type	Sources	Slip Stage
Data Cache Miss	Load that misses in data cache	A Stage
	Multi-cycle cache Op	
	Sync	
	Store when write thru buffer full	
	EJTAG breakpoint on store	
	VA match needing data value comparison	
	Store hitting in fill buffer	
Coprocessor 2 completion slip	Coprocessor 2 control and/or data delay from coprocessor	A Stage

In general, MIPS processors support two types of hardware interlocks:

- Stalls, which are resolved by halting the pipeline
- Slips, which allow one part of the pipeline to advance while another part of the pipeline is held static

In the M14Kc processor core, all interlocks are handled as slips.

## 2.11 Slip Conditions

On every clock, internal logic determines whether each pipe stage is allowed to advance. These slip conditions propagate backwards down the pipe. For example, if the M stage does not advance, neither does the E or I stage.

Slipped instructions are retried on subsequent cycles until they issue. The back end of the pipeline advances normally during slips. This resolves the conflict when the slip was caused by a missing result. NOPs are inserted into the bubble in the pipeline. Figure 2.21 shows an instruction cache miss that causes a two-cycle slip.

3 5 Clock 2 6 Stage I  $I_3$  $I_5$  $I_6$ Е  $I_2$  $I_5$  $I_4$ 0 M  $I_3$ 0 1 Cache miss detected (2) Critical word received (3) Execute E-stage

Figure 2.21 Instruction Cache Miss Slip

In the first clock cycle in Figure 2.21, the pipeline is full and the cache miss is detected. Instruction  $I_0$  is in the A stage, instruction  $I_1$  is in the M stage, instruction  $I_2$  is in the E stage, and instruction  $I_3$  is in the I stage. The cache miss occurs in clock 2 when the  $I_4$  instruction fetch is attempted.  $I_4$  advances to the E stage and waits for the instruction to be fetched from main memory. In this example, two clocks (3 and 4) are required to fetch the  $I_4$  instruction from memory. After the cache miss has been resolved in clock 4 and the instruction is bypassed to the E stage, the pipeline is restarted, causing  $I_4$  to finally execute it's E-stage operations.

### 2.12 Instruction Interlocks

Most instructions can be issued at a rate of one per clock cycle. In order to adhere to the sequential programming model, the issue of an instruction must sometimes be delayed to ensure that the result of a prior instruction is available. Table 2.5 details the instruction interactions that prevent an instruction from advancing in the processor pipeline.

Table 2.5 Instruction Interlocks
Instruction Interlocks

	Instruction Interlocks					
First Instructio	n	Second Instruction	Issue Delay (in Clock Cycles)	Slip Stage		
LB/LBU/LH/LHU/LL/LW/LWL/LWR		Consumer of load data	1	E stage		
MFC0		Consumer of destination register	1	E stage		
MULTx/MADDx/MSUBx	16bx32b	MFLO/MFHI	0			
(high-performance MDU)	32bx32b		1	M stage		
MUL	16bx32b	Consumer of target data	2	E stage		
(high-performance MDU)	32bx32b		3	E stage		

**Table 2.5 Instruction Interlocks (Continued)** 

	Instruction Interlocks				
First Instruction	on	Second Instruction	Issue Delay (in Clock Cycles)	Slip Stage	
MUL	16bx32b	Non-Consumer of target data	1	E stage	
(high-performance MDU)	32bx32b		2	E stage	
MFHI/MFLO		Consumer of target data	1	E stage	
MULTx/MADDx/MSUBx	16bx32b	MULT/MUL/MADD/MSUB	0[1]	E stage	
(high-performance MDU)	32bx32b	- MTHI/MTLO/DIV	1 <sup>[1]</sup>	E stage	
DIV		MUL/MULTx/MADDx/ MSUBx/MTHI/MTLO/ MFHI/MFLO/DIV	Until DIV completes	E stage	
MULT/MUL/MADD/MSUB/MTHI/MTLO/MFH I/MFLO/DIV (area-efficient MDU)		MULT/MUL/MADD/MSUB/ MTHI/MTLO/MFHI/MFLO/ DIV	Until 1st MDU op completes	E stage	
MUL (area-efficient MDU)		Any Instruction	Until MUL completes	E stage	
MFC0/MFC2/CFC2		Consumer of target data	1	E stage	
TLBWR/TLBWI		Load/Store/PREF/CACHE/	2	E stage	
TLBR		COP0 op	1	E stage	

### 2.13 Hazards

In general, the M14Kc core ensures that instructions are executed following a fully sequential program model in which each instruction in the program sees the results of the previous instruction. There are some deviations to this model, referred to as *hazards*.

Prior to Release 2 of the MIPS32® Architecture, hazards (primarily CP0 hazards) were relegated to implementation-dependent cycle-based solutions, primarily based on the SSNOP instruction. This has been an insufficient and error-prone practice that must be addressed with a firm compact between hardware and software. As such, new instructions have been added to Release 2 of the architecture which act as explicit barriers that eliminate hazards. To the extent that it was possible to do so, the new instructions have been added in such a way that they are backward-compatible with existing MIPS processors.

### 2.13.1 Types of Hazards

With one exception, all hazards were eliminated in Release 1 of the Architecture for unprivileged software. The exception occurs when unprivileged software writes a new instruction sequence and then wishes to jump to it. Such an operation remained a hazard, and is addressed by the capabilities of Release 2.

In privileged software, there are two types of hazards: execution hazards and instruction hazards.

Execution hazards are those created by the execution of one instruction, and seen by the execution of another instruction. Table 2.6 lists execution hazards.

**Table 2.6 Execution Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On	Spacing (Instructions)
TLBWR, TLBWI	$\rightarrow$	TLBP, TLBR	TLB entry	0
		Load/store using new TLB entry	TLB entry	0
MTC0	$\rightarrow$	Load/store affected by new state	WatchHi WatchLo	0
LL	$\rightarrow$	MFC0	LLAddr	1
MTC0	$\rightarrow$	Coprocessor instruction execution depends on the new value of $\operatorname{Status}_{\operatorname{CU}}$	Status <sub>CU</sub>	1
MTC0	$\rightarrow$	ERET	EPC DEPC ErrorEPC	1
MTC0	$\rightarrow$	ERET	Status	0
MTC0, EI, DI	$\rightarrow$	Interrupted Instruction	Status <sub>IE</sub>	1
MTC0	$\rightarrow$	Interrupted Instruction	Cause <sub>IP</sub>	3
TLBR	$\rightarrow$	MFC0	EntryHi, EntryLo0, EntryLo1, PageMask	0
TLBP	$\rightarrow$	MFC0	Index	0
MTC0	$\rightarrow$	TLBR TLBWI TLBWR	EntryHi	1
MTC0	$\rightarrow$	TLBP Load/store affected by new state	EntryHi <sub>ASID</sub>	1
MTC0	$\rightarrow$	TLBWI TLBWR	EntryLo0 EntryLo1	0
MTC0	$\rightarrow$	TLBWI TLBWR	Index	1
MTC0	$\rightarrow$	RDPGPR WRPGPR	SRSCtl <sub>PSS</sub>	1
MTC0	$\rightarrow$	Instruction not seeing a Timer Interrupt	Compare update that clears Timer Interrupt	4 <sup>1</sup>
MTC0	$\rightarrow$	Instruction affected by change	Any other CP0 register	2

<sup>1.</sup> This is the minimum value. Actual value is system-dependent since it is a function of the sequential logic between the *SI\_TimerInt* output and the external logic which feeds *SI\_TimerInt* back into one of the *SI\_Int* inputs, or a function of the method for handling *SI\_TimerInt* in an external interrupt controller.

Instruction hazards are those created by the execution of one instruction, and seen by the instruction fetch of another instruction. Table 2.7 lists instruction hazards.

**Table 2.7 Instruction Hazards** 

Producer	$\rightarrow$	Consumer	Hazard On	Spacing (Instructions)
TLBWR, TLBWI	$\rightarrow$	Instruction fetch using new TLB entry	TLB entry	3
MTC0	$\rightarrow$	Instruction fetch seeing the new value (including a change to ERL followed by an instruction fetch from the useg segment)	Status	
MTC0	$\rightarrow$	Instruction fetch seeing the new value	EntryHi <sub>ASID</sub>	3
MTC0	$\rightarrow$	Instruction fetch seeing the new value	WatchHi WatchLo	2
Instruction stream write via CACHE	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries	3
Instruction stream write via store	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries	System-depen- dent <sup>1</sup>

<sup>1.</sup> This value depends on how long it takes for the store value to propagate through the system.

### 2.13.2 Instruction Listing

Table 2.8 lists the instructions designed to eliminate hazards. See the document titled MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set (MD00086) for a more detailed description of these instructions.

**Table 2.8 Hazard Instruction Listing** 

Mnemonic	Function		
EHB	Clear execution hazard		
JALR.HB	Clear both execution and instruction hazards		
JR.HB	Clear both execution and instruction hazards		
SYNCI	Synchronize caches after instruction stream write		

### 2.13.2.1 Instruction Encoding

The EHB instruction is encoded using a variant of the NOP/SSNOP encoding. This encoding was chosen for compatibility with the Release 1 SSNOP instruction, such that existing software may be modified to be compatible with both Release 1 and Release 2 implementations. See the EHB instruction description for additional information.

The JALR.HB and JR.HB instructions are encoding using bit 10 of the *hint* field of the JALR and JR instructions. These encodings were chosen for compatibility with existing MIPS implementations, including many which pre-date the MIPS32 architecture. Because a pipeline flush clears hazards on most early implementations, the JALR.HB or JR.HB instructions can be included in existing software for backward and forward compatibility. See the JALR.HB and JR.HB instructions for additional information.

The SYNCI instruction is encoded using a new encoding of the REGIMM opcode. This encoding was chosen because it causes a Reserved Instruction exception on all Release 1 implementations. As such, kernel software running on processors that don't implement Release 2 can emulate the function using the CACHE instruction.

### 2.13.3 Eliminating Hazards

The Spacing column shown in Table 2.6 and Table 2.7 indicates the number of unrelated instructions (such as NOPs or SSNOPs) that, prior to the capabilities of Release 2, would need to be placed between the producer and consumer of the hazard in order to ensure that the effects of the first instruction are seen by the second instruction. Entries in the table that are listed as 0 are traditional MIPS hazards which are not hazards on the M14Kc core.

With the hazard elimination instructions available in Release 2, the preferred method to eliminate hazards is to place one of the instructions listed in Table 2.8 between the producer and consumer of the hazard. Execution hazards can be removed by using the EHB, JALR.HB, or JR.HB instructions. Instruction hazards can be removed by using the JALR.HB or JR.HB instructions, in conjunction with the SYNCI instruction.

# Memory Management of the M14Kc™ Core

The M14Kc<sup>TM</sup> processor core includes a Memory Management Unit (MMU) that interfaces between the execution unit and the cache controller. The M14Kc core contains either a Translation Lookaside Buffer (TLB) or a simpler Fixed Mapping Translation (FMT) style MMU, specified as a build-time option when the core is implemented.

This chapter contains the following sections:

- Section 3.1 "Introduction"
- Section 3.2 "Modes of Operation"
- Section 3.3 "Translation Lookaside Buffer"
- Section 3.4 "Virtual-to-Physical Address Translation"
- Section 3.5 "Fixed Mapping MMU"
- Section 3.6 "System Control Coprocessor"

### 3.1 Introduction

The MMU in a M14Kc processor core translates a virtual address to a physical address before the request is sent to the cache controllers for tag comparison or to the bus interface unit for an external memory reference. This translation is a very useful feature for operating systems when trying to manage physical memory to accommodate multiple tasks active in the same memory, possibly on the same virtual address space but in different locations in physical memory. Other features handled by the MMU are protection of memory areas and defining cache protocols.

By default, the MMU is TLB based. The TLB consists of three address translation buffers: a 16 or 32 dual-entry fully associative Joint TLB (JTLB), a 4-entry instruction micro TLB (ITLB), and a 4-entry data micro TLB (DTLB). When an address is translated, the appropriate micro TLB (ITLB or DTLB) is accessed first. If the translation is not found in the micro TLB, the JTLB is accessed. If there is a miss in the JTLB, an exception is taken.

Optionally, the MMU can be based on a simple algorithm to translate virtual addresses to physical addresses via a Fixed Mapping Translation (FMT) mechanism. These translations are different for various regions of the virtual address space (useg/kuseg, kseg0, kseg1, kseg2/3).

### 3.1.1 Memory Management Unit (MMU)

The M14Kc core offers one of the two choices of MMU that interfaces between the execution unit and the cache controller, namely a Translation Lookaside Buffer (TLB) and Fixed Mapping Translation (FMT).

#### 3.1.1.1 Fixed Mapping Translation (FMT)

An FMT is smaller and simpler than a TLB. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different segments. Those segments that are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT.

#### 3.1.1.2 Translation Lookaside Buffer (TLB)

A TLB-based MMU consists of three translation buffers: a 16 or 32 dual-entry fully associative Joint TLB (JTLB), a 4-entry fully associative Instruction TLB (ITLB), and a 4-entry fully associative data TLB (DTLB).

When an instruction address is calculated, the virtual address is compared to the contents of the 4-entry ITLB. If the address is not found in the ITLB, the JTLB is accessed. If the entry is found in the JTLB, that entry is then written into the ITLB. If the address is not found in the JTLB, a TLB refill exception is taken.

When a data address is calculated, the virtual address is compared to both the 4-entry DTLB and the JTLB. If the address is not found in the DTLB, but is found in the JTLB, that address is immediately written to the DTLB. If the address is not found in the JTLB, a TLB refill exception is taken.

The M14Kc core TLB allows pages to be protected by a read-inhibit and an execute-inhibit attribute in addition to the write-protection attribute defined by the MIPS32 PRA.

Figure 3.1 shows how the TLB based memory management unit interacts with cache accesses in the M14Kc core, while Figure 3.2 shows how the FMT based memory management unit interacts.




Figure 3.1 Address Translation During a Cache Access with TLB MMU




Figure 3.2 Address Translation During a Cache Access with FMT MMU

## 3.2 Modes of Operation

The M14Kc core implements three modes of operation:

- *User mode* is most often used for applications programs.
- *Kernel mode* is typically used for handling exceptions and operating-system kernel functions, including CP0 management and I/O device accesses.
- *Debug mode* is used during system bring-up and software development. Refer to the EJTAG section for more information on debug mode.

User mode is most often used for application programs. Kernel mode is typically used for handling exceptions and privileged operating system functions, including CP0 management and I/O device accesses. Debug mode is used for software debugging and most likely occurs within a software development tool.

The address translation performed by the MMU depends on the mode in which the processor is operating.

### 3.2.1 Virtual Memory Segments

The Virtual memory segments differ depending on the mode of operation. Figure 3.3 shows the segmentation for the 4 GByte (2<sup>32</sup> bytes) virtual memory space addressed by a 32-bit virtual address, for the three modes of operation.

The core enters Kernel mode both at reset and when an exception is recognized. While in Kernel mode, software has access to the entire address space, as well as all CP0 registers. User mode accesses are limited to a subset of the virtual address space (0x0000\_0000 to 0x7FFF\_FFFF) and can be inhibited from accessing CP0 functions. In User mode, virtual addresses 0x8000\_0000 to 0xFFFF\_FFFF are invalid and cause an exception if accessed.

Debug mode is entered on a debug exception. While in Debug mode, the debug software has access to the same address space and CP0 registers as for Kernel mode. In addition, while in Debug mode the core has access to the debug segment dseg. This area overlays part of the kernel segment kseg3. dseg access in Debug mode can be turned on or off, allowing full access to the entire kseg3 in Debug mode, if so desired.

Virtual Address User Mode Kernel Mode Debug Mode 0xFFFF\_FFFF kseg3 0xFF40\_0000 dseg kseg3 0xFF3F\_FFFF kseg3 0xFF20\_0000 0xFF1F\_FFFF kseg2 kseg2 0xE000\_0000 0xDFFF\_FFFF 0xC000\_0000 kseg1 kseg1 0xBFFF\_FFFF 0xA000\_0000 0x9FFF\_FFFF kseg0 kseg0 0x8000\_0000 0x7FFF\_FFFF useg kuseg kuseg 0x0000\_0000

Figure 3.3 M14Kc™ processor core Virtual Memory Map

Each of the segments shown in Figure 3.3 are either mapped or unmapped. The following two sub-sections explain the distinction. Then sections 3.2.2 "User Mode", 3.2.3 "Kernel Mode" and 3.2.4 "Debug Mode" specify which segments are actually mapped and unmapped.

#### 3.2.1.1 Unmapped Segments

An unmapped segment does not use the TLB or the FMT to translate from virtual-to-physical addresses. Especially after reset, it is important to have unmapped memory segments, because the TLB is not yet programmed to perform the translation.

Unmapped segments have a fixed simple translation from virtual to physical address. This is much like the translations the FMT provides for the M14Kc core, but we will still make the distinction.

Except for kseg0, unmapped segments are always uncached. The cacheability of kseg0 is set in the K0 field of the CP0 Config register (see 5.2.30 "Config Register (CP0 Register 16, Select 0)").

#### 3.2.1.2 Mapped Segments

A mapped segment does use the TLB or the FMT to translate from virtual-to-physical addresses.

The translation of mapped segments is handled on a per-page basis. Included in this translation is information defining whether the page is cacheable or not, and the protection attributes that apply to the page.

For the M14Kc core, the mapped segments have a fixed translation from virtual to physical address. The cacheability of the segment is defined in the CP0 Config register fields K23 and KU (see 5.2.30 "Config Register (CP0 Register 16, Select 0)"). Write protection of segments is not possible during FMT translation.

#### 3.2.2 User Mode

In user mode, a single 2 GByte (2<sup>31</sup> bytes) uniform virtual address space called the user segment (useg) is available. Figure 3.4 shows the location of user mode virtual address space.

32 bit

0xFFFF\_FFFF
Address
Error

0x8000\_0000
0x7FFF\_FFFF
2GB
Mapped useg

0x0000\_0000

Figure 3.4 User Mode Virtual Address Space

The user segment starts at address 0x0000\_0000 and ends at address 0x7FFF\_FFFF. Accesses to all other addresses cause an address error exception.

The processor operates in User mode when the Status register contains the following bit values:

- *UM* = 1
- EXL = 0
- ERL = 0

In addition to the above values, the DM bit in the Debug register must be 0.

Table 3.1 lists the characteristics of the useg User mode segments.

**Table 3.1 User Mode Segments** 

	Status Register			Segment		
Address Bit	Bit Value					
Value	EXL	ERL	UM	Name	Address Range	Segment Size
32-bit $A(31) = 0$	0	0	1	useg	0x0000_0000> 0x7FFF_FFFF	2 GByte (2 <sup>31</sup> bytes)

All valid user mode virtual addresses have their most significant bit cleared to 0, indicating that user mode can only access the lower half of the virtual memory map. Any attempt to reference an address with the most significant bit set while in user mode causes an address error exception.

The system maps all references to *useg* through the TLB or FMT. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address before translation. Also for the M14Kc core, bit settings within the TLB entry for the page determine the cacheability of a reference.

#### 3.2.3 Kernel Mode

The processor operates in Kernel mode when the *DM* bit in the *Debug* register is 0 and the *Status* register contains one or more of the following values:

- UM = 0
- ERL = 1
- EXL = 1

When a non-debug exception is detected, *EXL* or *ERL* will be set and the processor will enter Kernel mode. At the end of the exception handler routine, an Exception Return (ERET) instruction is generally executed. The ERET instruction jumps to the Exception PC, clears *ERL*, and clears *EXL* if *ERL*=0. This may return the processor to User mode.

Kernel mode virtual address space is divided into regions differentiated by the high-order bits of the virtual address, as shown in Figure 3.5. Also, Table 3.2 lists the characteristics of the Kernel mode segments.

Figure 3.5 Kernel Mode Virtual Address Space

0xFFFF_FFFF 0xE000 0000	Kernel virtual address space Mapped, 512MB	kseg3
0xDFFF_FFFF		
0xC000 0000	Kernel virtual address space Mapped, 512MB	kseg2
0xBFFF FFFF		
0xA000_0000 0x9FFF_FFFF	Kernel virtual address space Unmapped, Uncached, 512MB	kseg1
0x8000_0000	Kernel virtual address space Unmapped, 512MB	kseg0
_		
0x7FFF_FFFF	Mapped, 2048MB	kuseg
0x0000_0000		

**Table 3.2 Kernel Mode Segments** 

Address Bit	I	Register hese Va		Segment		Segment
Values	UM	EXL	ERL	Name	Address Range	Size
A(31) = 0	(UM = 0 or EXL = 1 or ERL = 1) and DM = 0		kuseg	0x0000_0000 through 0x7FFF_FFFF	2 GBytes (2 <sup>31</sup> bytes)	
A(31:29) = 100 <sub>2</sub>			kseg0	0x8000_0000 through 0x9FFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)	
A(31:29) = 101 <sub>2</sub>			kseg1	0xA000_0000 through 0xBFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)	
A(31:29) = 110 <sub>2</sub>				kseg2	0xC000_0000 through 0xDFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)
A(31:29) = 111 <sub>2</sub>			kseg3	0xE000_0000 through 0xFFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)	

#### 3.2.3.1 Kernel Mode, User Space (kuseg)

In Kernel mode, when the most-significant bit of the virtual address (A31) is cleared, the 32-bit kuseg virtual address space is selected and covers the full 2<sup>31</sup> bytes (2 GBytes) of the current user address space mapped to addresses 0x0000\_0000 - 0x7FFF\_FFFF. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

When the *Status* register's ERL = 1, the user address region becomes a  $2^{29}$ -byte unmapped and uncached address space. While in this setting, the kuseg virtual address maps directly to the same physical address and does not include the ASID field.

### 3.2.3.2 Kernel Mode, Kernel Space 0 (kseq0)

In Kernel mode, when the most-significant three bits of the virtual address are 100<sub>2</sub>, 32-bit kseg0 virtual address space is selected; it is the 2<sup>29</sup>-byte (512-MByte) kernel virtual space located at addresses 0x8000\_0000 - 0x9FFF\_FFFF. References to kseg0 are unmapped; the physical address selected is defined by subtracting 0x8000\_0000 from the virtual address. The *K0* field of the *Config* register controls cacheability.

## 3.2.3.3 Kernel Mode, Kernel Space 1 (kseg1)

In Kernel mode, when the most-significant three bits of the 32-bit virtual address are  $101_2$ , 32-bit kseg1 virtual address space is selected. kseg1 is the  $2^{29}$ -byte (512-MByte) kernel virtual space located at addresses  $0xA000\_0000$  -  $0xBFFF\_FFFF$ . References to kseg1 are unmapped; the physical address selected is defined by subtracting  $0xA000\_0000$  from the virtual address. Caches are disabled for accesses to these addresses, and physical memory (or memory-mapped I/O device registers) are accessed directly.

## 3.2.3.4 Kernel Mode, Kernel Space 2 (kseg2)

In Kernel mode, when UM = 0, ERL = 1, or EXL = 1 in the *Status* register, and DM = 0 in the *Debug* register, and the most-significant three bits of the 32-bit virtual address are  $110_2$ , 32-bit kseg2 virtual address space is selected. In the M14Kc core, this  $2^{29}$ -byte (512-MByte) kernel virtual space is located at physical addresses  $0xC000_0000 - 0xDFFF_FFFF$ . This space is mapped through the TLB.


#### 3.2.3.5 Kernel Mode, Kernel Space 3 (kseg3)

In Kernel mode, when the most-significant three bits of the 32-bit virtual address are  $111_2$ , the kseg3 virtual address space is selected. In the M14Kc core, this  $2^{29}$ -byte (512-MByte) kernel virtual space is located at physical addresses  $0 \times E000\_0000 - 0 \times FFFF\_FFFF$ . This space is mapped through the TLB.

### 3.2.4 Debug Mode

Debug mode address space is identical to Kernel mode address space with respect to mapped and unmapped areas, except for *kseg3*. In *kseg3*, a debug segment *dseg* co-exists in the virtual address range 0xFF20\_0000 to 0xFF3F\_FFFF. The layout is shown in Figure 3.6.

Figure 3.6 Debug Mode Virtual Address Space



The dseg is sub-divided into the dmseg segment at 0xFF20\_0000 to 0xFF2F\_FFFF which is used when the probe services the memory segment, and the drseg segment at 0xFF30\_0000 to 0xFF3F\_FFFF which is used when memory-mapped debug registers are accessed. The subdivision and attributes for the segments are shown in Table 3.3.

Accesses to memory that would normally cause an exception if tried from kernel mode cause the core to re-enter debug mode via a debug mode exception. This includes accesses usually causing a TLB exception with the result that such accesses are not handled by the usual memory management routines.

The unmapped kseg0 and kseg1 segments from kernel mode address space are available from debug mode, which allows the debug handler to be executed from uncached and unmapped memory.

Table 3.3 Physical Address and Cache Attributes for dseg, dmseg, and drseg Address Spaces

Segment Name	Sub-Segment Name	Virtual Address	Generates Physical Address	Cache Attribute
dseg	dmseg	0xFF20_0000 through 0xFF2F_FFFF	dmseg maps to addresses 0x0_0000 - 0xF_FFFF in EJTAG probe memory space.	Uncached
	drseg	0xFF30_0000 through 0xFF3F_FFFF	drseg maps to the breakpoint registers 0x0_0000 - 0xF_FFFF	

#### 3.2.4.1 Conditions and Behavior for Access to drseg, EJTAG Registers

The behavior of CPU access to the drseg address range at 0xFF30\_0000 to 0xFF3F\_FFFF is determined as shown in Table 3.4

Table 3.4 CPU Access to drseg Address Range

Transaction	LSNM Bit in Debug Register	Access
Load / Store	1	Kernel mode address space (kseg3)
Fetch	Don't care	drseg, see comments below
Load / Store	0	

Debug software is expected to read the Debug Control Register (DCR) to determine which other memory mapped registers exist in drseg. The value returned in response to a read of any unimplemented memory mapped register is

unpredictable, and writes are ignored to any unimplemented register in the drseg. Refer to Chapter 9, "EJTAG Debug Support in the M14Kc<sup>TM</sup> Core" on page 207 for more information on the *DCR*.

The allowed access size is limited for the drseg. Only word size transactions are allowed. Operation of the processor is undefined for other transaction sizes.

## 3.2.4.2 Conditions and Behavior for Access to dmseg, EJTAG Memory

The behavior of CPU access to the dmseg address range at 0xFF20\_0000 to 0xFF2F\_FFFF is determined by the table shown in Table 3.5.

Transaction	ProbEn bit in DCR register	LSNM bit in Debug register	Access
Load / Store	Don't care	1	Kernel mode address space (kseg3)
Fetch	1	Don't care	dmseg
Load / Store	1	0	
Fetch	0	Don't care	See comments below
Load / Store	0	0	

Table 3.5 CPU Access to dmseg Address Range

The case with access to the dmseg when the *ProbEn* bit in the *DCR* register is 0 is not expected to happen. Debug software is expected to check the state of the *ProbEn* bit in *DCR* register before attempting to reference dmseg. If such a reference does happen, the reference hangs until it is satisfied by the probe. The probe can not assume that there will never be a reference to dmseg if the *ProbEn* bit in the *DCR* register is 0 because there is an inherent race between the debug software sampling the *ProbEn* bit as 1 and the probe clearing it to 0.

## 3.3 Translation Lookaside Buffer

The following subsections discuss the TLB memory management scheme used in the M14Kc processor core. The TLB consists of one joint and two micro address translation buffers:

- 16 or 32 dual-entry fully associative Joint TLB (JTLB)
- 4-entry fully associative Instruction micro TLB (ITLB)
- 4-entry fully associative Data micro TLB (DTLB)

### 3.3.1 Joint TLB

The M14Kc core implements a 16 or 32 dual-entry, fully associative Joint TLB that maps 32 or 64 virtual pages to their corresponding physical addresses. The purpose of the TLB is to translate virtual addresses and their corresponding ASID into a physical memory address. The translation is performed by comparing the upper bits of the virtual address (along with the ASID bits) against each of the entries in the *tag* portion of the JTLB structure. Because this structure is used to translate both instruction and data virtual addresses, it is referred to as a "joint" TLB.

The JTLB is organized as pairs of even and odd entries containing descriptions of pages that range in size from 4-KBytes (or 1-KByte) to 256-MBytes<sup>1</sup> into the 4-GByte physical address space. By default, the minimum page size

<sup>&</sup>lt;sup>1</sup> The maximum page size is defined when building the actual core. For further information please see sec. 3.4.2.1 "Page Sizes"

is normally 4-KBytes on the M14Kc core; as a build-time option, it is possible to specify a minimum page size of 1-KByte.

The JTLB is organized in pairs of page entries to minimize its overall size. Each virtual *tag* entry corresponds to two physical data entries, an even page entry and an odd page entry. The highest order virtual address bit not participating in the tag comparison is used to determine which of the two data entries is used. Since page size can vary on a page-pair basis, the determination of which address bits participate in the comparison and which bit is used to make the even-odd selection must be done dynamically during the TLB lookup.

Figure 3.8 shows the contents of one of the dual-entries in the JTLB. The bit range indication in the figure serves to clarify which address bits are (or may be) affected during the translation process.




Figure 3.7 JTLB Entry (Tag and Data)






Table 3.6 and Table 3.7 explain each of the fields in a JTLB entry.

**Table 3.6 TLB Tag Entry Fields** 

Field Name	Description			
PageMask[28:11]	Page Mask Value. The Page Mask defines the page size by masking the appropriate VPN2 bits from being involved in a comparison. It is also used to determine which address bit is used to make the even-odd page (PFN0-PFN1) determination. See the table below.			
	PageMask Page Size Select Bit			
	00_0000_0000_0000_0000	1KB	VAddr[10]	
	00_0000_0000_0000_0011	4KB	VAddr[12]	
	00_0000_0000_0000_1111	16KB	VAddr[14]	
	00_0000_0000_0011_1111	64KB	VAddr[16]	
	00_0000_0000_1111_1111	256KB	VAddr[18]	
	00_0000_0011_1111_1111	1MB	VAddr[20]	
	00_0000_1111_1111_1111	4MB	VAddr[22]	
	00_0011_1111_1111_1111	16MB	VAddr[24]	
	00_1111_1111_1111	64MB	VAddr[26]	
	11_1111_1111_1111	256MB	VAddr[28]	
	The PageMask column above shows a pair of bits can only have the same val compressed version of the PageMask v software, which will always work with	ue, the physical entry is using only 8 bits. This is a 18 bit field.	in the JTLB will only save a is however transparent to	
VPN2[31:13]	Virtual Page Number divided by 2. This field contains the upper bits of the virtual page number. Because it represents a pair of TLB pages, it is divided by 2. Bits 31:25 are always included in the TLB lookup comparison. Bits 24:13 are included depending on the page size, defined by PageMask.			
VPN2X[12:11]	Extension to the VPN2 field to support 1KB pages.			
G	Global Bit. When set, indicates that this entry is global to all processes and/or threads and thus disables inclusion of the ASID in the comparison.			
ASID[7:0]	Address Space Identifier. Identifies which process or thread this TLB entry is associated with.			

## **Table 3.7 TLB Data Entry Fields**

Field Name	Description
PFN0([31:12] or [29:10]), PFN1([31:12] or [29:10])	Physical Frame Number. Defines the upper bits of the physical address.  The [29:10] range illustrates that if 1Kbytes page granularity is enabled, the PFN is shifted to the right, before being appended to the untranslated part of the virtual address. In this mode the upper two physical address bits are not covered by PFN but forced to zero.  For page sizes larger than 4 KBytes, only a subset of these bits is actually used.

Table 3.7 TLB Data Entry Fields (Continued)

Field Name	Description				
C0[2:0], C1[2:0]	Cacheability. Contains an encoded value of the cacheability attributes and determines whether the page should be placed in the cache or not. The field is encoded as follows:				
	C[2:0]	C[2:0] Coherency Attribute			
	000	Cacheable, noncoherent, write-through, no write-allocate			
	001	Cacheable, noncoherent, write-through, write-allocate			
	010	Uncached			
	011	Cacheable, noncoherent, write-back, write-allocate			
	100	Maps to entry 011b*			
	101	Maps to entry 011b*			
	110	Maps to entry 011b*			
	111	Maps to entry 010b*			
	have mea	ppings are not used on the M14Kc processor cores but do ning in other MIPS Technologies implementations. Refer to 32 specification for more information.			
RIO, RI1	Read Inhibit bit. Indicates that the page is read protected. If this bit is set, an attempt to read from the page causes a TLB Read Inhibit exception if the PageGrain <sub>IEC</sub> = 1, and even if the $V$ (Valid) bit is set.				
XIO, XII	Execute Inhibit bit. Indicates that the page is execution protected. If this bit is set, an attempt to fetch an instruction from the page causes a TLB Execute Inhibit exception if the PageGrain $_{\rm IEC}$ = 1, and even if the $V$ (Valid) bit is set.				
D0, D1	"Dirty" or Write-enable Bit. Indicates that the page has been written and/or is writable. If this bit is set, stores to the page are permitted. If the bit is cleared, stores to the page cause a TLB Modified exception.				
V0, V1	Valid Bit. Indicates that the TLB entry and, thus, the virtual page mapping are valid. If this bit is set, accesses to the page are permitted. If the bit is cleared, accesses to the page cause a TLB Invalid exception.				

In order to fill an entry in the JTLB, software executes a TLBWI or TLBWR instruction (See 3.4.3 "TLB Instructions" on page 68). Prior to invoking one of these instructions, several CP0 registers must be updated with the information to be written to a TLB entry:

- PageMask is set in the CP0 PageMask register.
- VPN2, VPN2X, and ASID are set in the CP0 EntryHi register.
- PFN0, C0, D0, V0, and G bits are set in the CP0 EntryLo0 register.
- PFN1, C1, D1, V1, and G bits are set in the CP0 EntryLo1 register.

Note that the global bit "G" is part of both *EntryLo0* and *EntryLo1*. The resulting "G" bit in the JTLB entry is the logical AND of the two fields in *EntryLo0* and *EntryLo1*. Please refer to 5.2.30 "Config Register (CP0 Register 16, Select 0)" for further details.

The address space identifier (ASID) helps to reduce the frequency of TLB flushing on a context switch. The existence of the ASID allows multiple processes to exist in both the TLB and instruction caches. The ASID value is stored in the *EntryHi* register and is compared to the ASID value of each entry.

### 3.3.2 Instruction TLB

The ITLB is a small 4-entry, fully associative TLB dedicated to perform translations for the instruction stream. The ITLB only maps 4-Kbyte pages/sub-pages or 1-Kbyte pages/sub-pages if *Config3*<sub>SP</sub>=1 and *PageGrain*<sub>ESP</sub>=1 if *PageGrain*<sub>Mask</sub> is set to "00".

The ITLB is managed by hardware and is transparent to software. If a fetch address cannot be translated by the ITLB, the JTLB is accessed trying to translate it in the following clock cycle. If successful, the translation information is copied into the ITLB. The ITLB is then re-accessed and the address will be successfully translated. This results in an ITLB miss penalty of at least 2 cycles. If the JTLB is busy with other operations, it may take additional cycles.

### 3.3.3 Data TLB

The DTLB is a small 4-entry, fully associative TLB which provides a faster translation for Load/Store addresses than is possible with the JTLB. The DTLB only maps 4-Kbyte pages/sub-pages or 1-Kbyte pages/sub-pages if Config3<sub>SP</sub>=1 and PageGrain<sub>ESP</sub>=1.

Like the ITLB, the DTLB is managed by hardware and is transparent to software. Unlike the ITLB, an access to the DTLB starts a parallel access to the JTLB. If there is a DTLB miss and a JTLB hit, the DTLB can be reloaded that cycle. The DTLB is then re-accessed and the translation will be successful. This parallel access reduces the DTLB miss penalty to 1 cycle.

## 3.4 Virtual-to-Physical Address Translation

Converting a virtual address to a physical address begins by comparing the virtual address from the processor with the virtual addresses in the TLB. There is a match when the VPN of the address is the same as the VPN field of the entry, and either:

- The Global (G) bit of both the even and odd pages of the TLB entry are set, or
- The ASID field of the virtual address is the same as the ASID field of the TLB entry

This match is referred to as a TLB *hit*. If there is no match, a TLB *miss* exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.

Figure 3.9 shows the logical translation of a virtual address into a physical address.

In this figure the virtual address is extended with an 8-bit ASID, which reduces the frequency of TLB flushing during a context switch. This 8-bit ASID contains the number assigned to that process and is stored in the CP0 *EntryHi* register.

Virtual Address 1. Virtual address (VA) represented by the virtual page number (VPN) is compared with G **ASID** VPN Offset tag in TLB. G **ASID** VPN2 2. If there is a match, the page frame number (PFN0 or PFN1) representing the upper bits of the physical address TLB (PA) is output from the TLB the TLB. V0 PFN0 Entry V1 PFN1 **TLB** 3. The Offset, which does not pass through PFN Offset the TLB, is then concatenated with the PFN. Physical Address Virtual Address 1. Virtual address (VA) represented by the virtual page number (VPN) is compared with G ASID VPN Offset tag in TLB. VPN2 G **ASID** 2. If there is a match, the page frame number (PFN0 or PFN1) representing the upper bits of the physical address TLB (PA) is output from the TLB. PFN0 RIO XIO Entry RI1XI PFN1 **TLB** 3. The Offset, which does not pass through PFN Offset the TLB, is then concatenated with the PFN. Physical Address

Figure 3.9 Overview of a Virtual-to-Physical Address Translation in the M14Kc™ Core

If there is a virtual address match in the TLB, the Physical Frame Number (PFN) is output from the TLB and concatenated with the *Offset*, to form the physical address. The *Offset* represents an address within the page frame space. As shown in Figure 3.9, the *Offset* does not pass through the TLB. Figure 3.10 shows a flow diagram of the M14Kc core address translation process for two page sizes. The top portion of the figure shows a virtual address for a 4 KByte page size. The width of the *Offset* is defined by the page size. The remaining 20 bits of the address represent the virtual page number (VPN). The bottom portion of Figure 3.10 shows the virtual address for a 16 MByte page size. The remaining 8 bits of the address represent the VPN.




Figure 3.10 32-bit Virtual Address Translation

Virtual Address with 256 (28)16-MByte pages

## 3.4.1 Hits, Misses, and Multiple Matches

Each JTLB entry contains a tag and two data fields. If a match is found, the upper bits of the virtual address are replaced with the page frame number (PFN) stored in the corresponding entry in the data array of the JTLB. The granularity of JTLB mappings is defined in terms of TLB pages. The JTLB supports pages of different sizes ranging from 1 KB to 256 MB in powers of 4. If a match is found, but the entry is invalid (i.e., the V bit in the data field is 0), a TLB Invalid exception is taken. If no match occurs (TLB miss), an exception is taken and software refills the TLB from the page table resident in memory. Figure 3.11 shows the translation and exception flow of the TLB.

Software can write over a selected TLB entry or use a hardware mechanism to write into a random entry. The Random register selects which TLB entry to use on a TLBWR. This register decrements almost every cycle, wrapping to the maximum when its value is equal to the Wired register. Thus, TLB entries below the Wired value cannot be replaced by a TLBWR allowing important mappings to be preserved. In order to reduce the possibility for a livelock situation, the Random register includes a 10-bit LFSR that introduces a pseudo-random perturbation into the decrement.

The M14Kc core implements a TLB write-compare mechanism to ensure that multiple TLB matches do not occur. On the TLB write operation, the VPN2 field to be written is compared with all other entries in the TLB. If a match occurs, the M14Kc core takes a machine-check exception, sets the TS bit in the CP0 Status register, and aborts the write operation. For further details on exceptions, refer to Chapter 4, "Exceptions and Interrupts in the M14Kc<sup>TM</sup> Core" on page 73. There is a hidden bit in each TLB entry that is cleared on a ColdReset. This bit is set when the TLB

entry is written and is included in the match detection. Therefore, uninitialized TLB entries will not cause a TLB shutdown.

Note: This hidden initialization bit leaves the entire JTLB invalid after a ColdReset, eliminating the need to flush the TLB. But, to be compatible with other MIPS processors, it is recommended that software initialize all TLB entries with unique tag values and V bits cleared before the first access to a mapped location.

## 3.4.2 Memory Space

To assist in controlling both the amount of mapped space and the replacement characteristics of various memory regions, the M14Kc core provides two mechanisms.

### 3.4.2.1 Page Sizes

First, the page size can be configured, on a per entry basis, to map different page sizes ranging from 4 KByte to 256 MByte, in multiples of 4 (optionally, the M14Kcc core can also support a smaller page size of 1 KByte). The CP0 *PageMask* register is loaded with the desired page size, which is then entered into the TLB when a new entry is written. Thus, operating systems can provide special-purpose maps. For example, a typical frame buffer can be memory mapped with only one TLB entry.

The M14Kc core implements the following page sizes:

```
(optionally 1K), 4K, 16K, 64K, 256K, 1M, 4M, 16M, 64M, 256M.
```

Software can determine which page sizes are supported by writing all ones to the CP0 PageMask register, then reading back the value. For additional information, see 5.2.5 "UserLocal Register (CP0 Register 4, Select 2)".

To enable support of 1 KByte pages in the M14Kcc core, a few steps must be taken. First, check that small pages are implemented by reading the CP0 *Config*<sub>SP</sub> bit; if set, small page sizes can be enabled by setting the ESP bit of the CP0 *PageGrain* register. See 5.2.7 "PageGrain Register (CP0 Register 5, Select 1)" on page 121 for more information.

#### 3.4.2.2 Replacement Algorithm

The second mechanism controls the replacement algorithm when a TLB miss occurs. To select a TLB entry to be written with a new mapping, the M14Kcc core provides a random replacement algorithm. However, the processor also provides a mechanism whereby a programmable number of mappings can be locked into the TLB via the CP0 *Wired* register, thus avoiding random replacement. Please refer to 5.2.8 "Wired Register (CP0 Register 6, Select 0)" on page 122 for further details.




Figure 3.11 TLB Address Translation Flow in the M14Kc™ Processor Core

## 3.4.3 TLB Instructions

**TLBWI** 

Table 3.8 lists the M14Kc core's TLB-related instructions. Refer to Chapter 11, "M14Kc™ Processor Core Instructions" on page 288 for more information on these instructions.

 Op Code
 Description of Instruction

 TLBP
 Translation Lookaside Buffer Probe

 TLBR
 Translation Lookaside Buffer Read

Translation Lookaside Buffer Write Index

**Table 3.8 TLB Instructions** 

**Table 3.8 TLB Instructions (Continued)** 

Op Code	Description of Instruction
TLBWR	Translation Lookaside Buffer Write Random

## 3.5 Fixed Mapping MMU

The M14Kc core optionally implements a simple Fixed Mapping (FM) memory management unit that is smaller than the a full translation lookaside buffer (TLB) and more easily synthesized. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different memory segments. Those memory segments which are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT MMU.

The FMT also determines the cacheability of each segment. These attributes are controlled via bits in the *Config* register. Table 3.10 shows the encoding for the K23 (bits 30:28), KU (bits 27:25) and K0 (bits 2:0) of the *Config* register.

**Table 3.9 Cache Coherency Attributes** 

Config Register Fields K23, KU, and K0	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write-allocate
1	Cacheable, noncoherent, write-through, write-allocate
3, 4, 5, 6	Cacheable, noncoherent, write-back, write-allocate
2, 7	Uncached

In the M14Kc core, no translation exceptions can be taken, although address errors are still possible.

**Table 3.10 Cacheability of Segments with Block Address Translation** 

Segment	Virtual Address Range	Cacheability
useg/kuseg	0x0000_0000- 0x7FFF_FFFF	Controlled by the KU field (bits 27:25) of the <i>Config</i> register. Refer to Table 3.9 for the encoding.
kseg0	0x8000_0000- 0x9FFF_FFFF	Controlled by the K0 field (bits 2:0) of the <i>Config</i> register. See Table 3.9 for the encoding.
kseg1	0xA000_0000- 0xBFFF_FFFF	Always uncacheable.
kseg2	0xC000_0000- 0xDFFF_FFFF	Controlled by the K23 field (bits 30:28) of the <i>Config</i> register. Refer to Table 3.9 for the encoding.
kseg3	0xE000_0000- 0xFFFF_FFFF	Controlled by K23 field (bits 30:28) of the <i>Config</i> register. Refer to Table 3.9 for the encoding.

The FMT performs a simple translation to map from virtual addresses to physical addresses. This mapping is shown in Figure 3.12. When *ERL*=1, useg and kuseg become unmapped and uncached. The *ERL* behavior is the same as if there was a TLB. The *ERL* mapping is shown in Figure 3.13.

The *ERL* bit is usually never asserted by software. It is asserted by hardware after a Reset, SoftReset or NMI. See 4.8 "Exception Descriptions" on page 92 for further information on exceptions.




Figure 3.12 FMT Memory Map (ERL=0) in the M14Kc™ Processor Core




Figure 3.13 FMT Memory Map (ERL=1) in the M14Kc™ Processor Core

# 3.6 System Control Coprocessor

The System Control Coprocessor (CP0) is implemented as an integral part of M14Kc processor core and supports memory management, address translation, exception handling, and other privileged operations. Certain CP0 registers are used to support memory management. Refer to Chapter 5, "CP0 Registers of the M14Kc<sup>TM</sup> Core" on page 112 for more information on the CP0 register set.

Memory Management of the M14Kc™ Core

# **Exceptions and Interrupts in the M14Kc™ Core**

The M14Kc<sup>™</sup> processor core receives exceptions from a number of sources, including misses in the translation lookaside buffer (TLB), arithmetic overflows, I/O interrupts, and system calls. When the CPU detects one of these exceptions, the normal sequence of instruction execution is suspended and the processor enters kernel mode.

In kernel mode the core disables interrupts and forces execution of a software exception processor (called a handler) located at a specific address. The handler saves the context of the processor, including the contents of the program counter, the current operating mode, and the status of the interrupts (enabled or disabled). This context is saved so it can be restored when the exception has been serviced.

When an exception occurs, the core loads the *Exception Program Counter (EPC)* register with a location where execution can restart after the exception has been serviced. Most exceptions are *precise*, which mean that *EPC* can be used to identify the instruction that caused the exception. For precise exceptions, the restart location in the *EPC* register is the address of the instruction that caused the exception or, if the instruction was executing in a branch delay slot, the address of the branch instruction immediately preceding the delay slot. To distinguish between the two, software must read the BD bit in the CP0 *Cause* register. Bus error exceptions and CP2 exceptions may be imprecise. For imprecise exceptions the instruction that caused the exception cannot be identified.

This chapter contains the following sections:

- Section 4.1 "Exception Conditions"
- Section 4.2 "Exception Priority"
- Section 4.3 "Interrupts"
- Section 4.4 "GPR Shadow Registers"
- Section 4.5 "Exception Vector Locations"
- Section 4.6 "General Exception Processing"
- Section 4.7 "Debug Exception Processing"
- Section 4.8 "Exception Descriptions"
- Section 4.9 "Exception Handling and Servicing Flowcharts"

## 4.1 Exception Conditions

When an exception condition occurs, the instruction causing the exception and all those that follow it in the pipeline are cancelled ("flushed"). Accordingly, any stall conditions and any later exception conditions that might have referenced this instruction are inhibited—obviously there is no benefit in servicing stalls for a cancelled instruction.

When an exception condition is detected on an instruction fetch, the core aborts that instruction and all instructions that follow. When this instruction reaches the W stage, various CP0 registers are written with the exception state, change the current program counter (PC) to the appropriate exception vector address, and clearing the exception bits of earlier pipeline stages.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus, the value in the *EPC* (*ErrorEPC* for errors, or *DEPC* for debug exceptions) is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.

## 4.2 Exception Priority

Table 4.1 contains a list and a brief description of all exception conditions, The exceptions are listed in the order of their relative priority, from highest priority (Reset) to lowest priority. When several exceptions occur simultaneously, the exception with the highest priority is taken.

**Table 4.1 Priority of Exceptions** 

Exception	Description	
Reset	Assertion of SI_ColdReset signal.	
Soft Reset	Assertion of SI_Reset signal.	
DSS	EJTAG Debug Single Step.	
DINT	EJTAG Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the <i>EjtagBrk</i> bit in the <i>ECR</i> register.	
NMI	Asserting edge of SI_NMI signal.	
Machine Check	TLB write that conflicts with an existing entry.	
Interrupt	Assertion of unmasked hardware or software interrupt signal.	
Deferred Watch	Deferred Watch (unmasked by K DM->!(K DM) transition).	
DIB	EJTAG debug hardware instruction break matched.	
WATCH	A reference to an address in one of the watch registers (fetch).	
AdEL	Fetch address alignment error. User-mode fetch reference to kernel address.	
TLBL	Fetch TLB miss. Fetch TLB hit to page with V=0.	
TLB Execute-Inhibit	An instruction fetch matched a valid TLB entry that had the XI bit set.	
ICache/SPRAM Parity Error	Parity error on I-Cache/I-SPRAM access	
IBE	Instruction fetch bus error.	
Instruction Validity Exceptions	An instruction could not be completed because it was not allowed access to the required resources (Coprocessor Unusable) or was illegal (Reserved Instruction). Ifboth exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception.	
Tr	Execution of a trap (when trap condition is true).	
DDBL / DDBS	EJTAG Data Address Break (address only) or EJTAG Data Value Break on Store (address and value).	
WATCH	A reference to an address in one of the watch registers (data).	

**Table 4.1 Priority of Exceptions (Continued)** 

Exception	Description			
AdEL	Load address alignment error. User mode load reference to kernel address.			
AdES	Store address alignment error. User mode store to kernel address.			
TLBL	Load TLB miss (TLB-based MMU). Load TLB hit to page with V=0			
TLBS	Store TLB miss. Store TLB hit to page with V=0.			
TLB Read-Inhibit	A data read access matched a valid TLB entry whose RI bit is set.			
TLB Mod	Store to TLB page with D=0.			
DCache/SPRAM Parity Error	Parity error on D-Cache/D-SPRAM access.			
DBE	Load or store bus error.			
DDBL	EJTAG data hardware breakpoint matched in load data compare.			
CBrk	EJTAG complex breakpoint.			

## 4.3 Interrupts

In the MIPS32® Release 1 architecture, support for exceptions included two software interrupts, six hardware interrupts, and a special-purpose timer interrupt. The timer interrupt was provided external to the core and was typically combined with hardware interrupt 5 in a system-dependent manner. Interrupts were handled either through the general exception vector (offset 0x180) or the special interrupt vector (0x200), based on the value of *CauselV*. Software was required to prioritize interrupts as a function of the *CauselV* bits in the interrupt handler prologue.

Release 2 of the Architecture, implemented by the M14Kc core, adds a number of upward-compatible extensions to the Release 1 interrupt architecture, including support for vectored interrupts and the implementation of a new interrupt mode that permits the use of an external interrupt controller.

The M14Kc core also includes the Microcontroller Application-Specific Extension (MCU ASE) that provides enhanced interrupt delivery and interrupt-latency reduction.

## 4.3.1 Interrupt Modes

The M14Kc core includes support for three interrupt modes, as defined by Release 2 of the Architecture:

- Interrupt Compatibility mode, in which the behavior of the M14Kc is identical to the behavior of a Release 1 implementations.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to that interrupt, and to assign a GPR shadow set for use during interrupt processing. The presence of this mode is denoted by the *VInt* bit in the *Config3* register. Although this mode is architecturally optional, it is always present on the M14Kc processor, so the *VInt* bit will always read as a 1.
- External Interrupt Controller (EIC) mode, which redefines the way interrupts are handled to provide full support for an external interrupt controller that handles prioritization and vectoring of interrupts. As with VI mode, this mode is architecturally optional. The presence of this mode is denoted by the VEIC bit in the Config3 register. On

the M14Kc core, the VEIC bit is set externally by the static input, SI\_EICPresent, to allow system logic to indicate the presence of an external interrupt controller.

Following reset, the M14Kc processor defaults to Compatibility mode, which is fully compatible with all implementations of Release 1 of the Architecture.

Table 4.2 shows the current interrupt mode of the processor as a function of the Coprocessor 0 register fields that can affect the mode.

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtl <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
1	X	X	х	х	Compatibly
X	0	X	x	X	Compatibility
X	x	=0	х	X	Compatibility
0	1	≠0	1	0	Vectored Interrupt
0	1	≠0	х	1	External Interrupt Controller
0	1	≠0	0	0	Can't happen - IntCtl <sub>VS</sub> can not be non-zero if neither Vectored Interrupt nor External Interrupt Controller mode is implemented.
"x'	"x" denotes don't care		are		

**Table 4.2 Interrupt Modes** 

### 4.3.1.1 Interrupt Compatibility Mode

This is the default interrupt mode for the processor and is entered when a Reset exception occurs. In this mode, interrupts are non-vectored and dispatched though exception vector offset 16#180 (if  $Cause_{IV} = 0$ ) or vector offset 16#200 (if  $Cause_{IV} = 1$ ). This mode is in effect if any of the following conditions are true:

- Cause<sub>IV</sub> = 0
- Status<sub>BEV</sub> = 1
- $IntCtl_{VS} = 0$ , which would be the case if vectored interrupts are not implemented, or have been disabled.

Here is a typical software handler for interrupt compatibility mode:

```
IVexception:
   mfc0 k0, C0_Cause
                             /* Read Cause register for IP bits */
   mfc0 k1, C0_Status /* and Status register for IM bits */
   andi k0, k0, M_CauseIM /* Keep only IP bits from Cause */
        k0, k0, k1 /* and mask with IM bits */
   and
          k0, zero, Dismiss /* no bits set - spurious interrupt */
   beq
                              /* Find first bit set, IP9..IP0; k0 = 14..23 */
   clz
          k0, k0
                             /* 14..23 => 9..0 */
   xori
          k0, k0, 0x17
                             /* Shift to emulate software {\tt IntCtl}_{\rm VS} */
   sll
          k0, k0, VS
   la
          k1, VectorBase
                            /* Get base of 10 interrupt vectors */
                             /* Compute target from base and offset */
          k0, k0, k1
   addu
   jr
          k0
                             /* Jump to specific exception routine */
   nop
 * Each interrupt processing routine processes a specific interrupt, analogous
 * to those reached in VI or EIC interrupt mode. Since each processing routine
 ^{\star} is dedicated to a particular interrupt line, it has the context to know
 * which line was asserted. Each processing routine may need to look further
 * to determine the actual source of the interrupt if multiple interrupt requests
 * are ORed together on a single IP line. Once that task is performed, the
 * interrupt may be processed in one of two ways:
 ^{\star} - Completely at interrupt level (e.g., a simply UART interrupt). The
     SimpleInterrupt routine below is an example of this type.
 * - By saving sufficient state and re-enabling other interrupts. In this
     case the software model determines which interrupts are disabled during
     the processing of this interrupt. Typically, this is either the single
     StatusIM bit that corresponds to the interrupt being processed, or some
     collection of other Status_{IM} bits so that "lower" priority interrupts are
     also disabled. The NestedInterrupt routine below is an example of this type.
SimpleInterrupt:
 * Process the device interrupt here and clear the interupt request
 * at the device. In order to do this, some registers may need to be
 * saved and restored. The coprocessor 0 state is such that an ERET
 * will simple return to the interrupted code.
   eret
                             /* Return to interrupted code */
NestedException:
 * Nested exceptions typically require saving the EPC and Status registers,
 * any GPRs that may be modified by the nested exception routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
   /* Save GPRs here, and setup software context */
   mfc0 k0, C0_EPC /* Get restart address */
          k0, EPCSave /* Save in memory */
k0, C0_Status /* Get Status value */
k0, StatusSave /* Save in memory */
k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
   SW
   mfc0
```

```
this must include at least the IM bit */
                                for the current interrupt, and may include */
                                others */
  and
        k0, k0, k1
                               /* Clear bits in copy of Status */
  ins
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                               /* Clear KSU, ERL, EXL bits in k0 */
                               /* Modify mask, switch to kernel mode, */
  mtc0 k0, C0_Status
                               /* re-enable interrupts */
   * Process interrupt here, including clearing device interrupt.
   * In some environments this may be done with a thread running in
   * kernel or user mode. Such an environment is well beyond the scope of
   * this example.
 To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
  di
                            /* Disable interrupts - may not be required */
  lw
        k0, StatusSave
                            /* Get saved Status (including EXL set) */
                            /*
        k1, EPCSave
  lw
                                and EPC */
                            /* Restore the original value */
  mtc0 k0, C0_Status
                            /* and EPC */
  mtc0 k1, C0_EPC
  /* Restore GPRs and software state */
  eret
                            /* Dismiss the interrupt */
```

### 4.3.1.2 Vectored Interrupt (VI) Mode

In Vectored Interrupt (VI) mode, a priority encoder prioritizes pending interrupts and generates a vector which can be used to direct each interrupt to a dedicated handler routine. This mode also allows each interrupt to be mapped to a GPR shadow register set for use by the interrupt handler. VI mode is in effect when all the following conditions are true:

- Config3<sub>VInt</sub> = 1
- $Config3_{VFIC} = 0$
- $IntCtl_{VS} \neq 0$
- Cause<sub>IV</sub> = 1
- Status<sub>BEV</sub> = 0

In VI interrupt mode, the eight hardware interrupts are interpreted as individual hardware interrupt requests. The timer interrupt is combined in a system-dependent way (external to the core) with the hardware interrupts (the interrupt with which they are combined is indicated by the PTI field in IntCtIII) to provide the appropriate relative priority of the timer interrupt with that of the hardware interrupts. The processor interrupt logic ANDs each of the  $Cause_{IP}$  bits with the corresponding  $Status_{IM}$  bits. If any of these values is 1, and if interrupts are enabled ( $Status_{IE} = 1$ ,

 $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ), an interrupt is signaled and a priority encoder scans the values in the order shown in Table 4.3.

**Table 4.3 Relative Interrupt Priority for Vectored Interrupt Mode** 

Relative Priority	Interrupt Type	Interrupt Source	Interrupt Request Calculated From	Vector Number Generated by Priority Encoder
Highest Priority	Hardware	HW7	IP9 and IM9	9
		HW6	IP8 and IM8	8
		HW5	IP7 and IM7	7
		HW4	IP6 and IM6	6
		HW3	IP5 and IM5	5
		HW2	IP4 and IM4	4
		HW1	IP3 and IM3	3
		HW0	IP2 and IM2	2
	Software	SW1	IP1 and IM1	1
Lowest Priority		SW0	IP0 and IM0	0

The priority order places a relative priority on each hardware interrupt and places the software interrupts at a priority lower than all hardware interrupts. When the priority encoder finds the highest priority pending interrupt, it outputs an encoded vector number that is used in the calculation of the handler for that interrupt, as described below. This is shown pictorially in Figure 4.1.




Figure 4.1 Interrupt Generation for Vectored Interrupt Mode

A typical software handler for vectored interrupt mode bypasses the entire sequence of code following the IV exception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, a vectored interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the Simple Interrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. Such a routine might look as follows:

```
NestedException:
 * Nested exceptions typically require saving the EPC, Status and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
 * /
   /* Use the current GPR shadow set, and setup software context */
          k0, C0_EPC
                              /* Get restart address */
   mfc0
          k0, EPCSave
                              /* Save in memory */
          k0, C0_Status
                              /* Get Status value */
   mfc0
          k0, StatusSave
                              /* Save in memory */
   sw
          k0, C0_SRSCtl
                              /* Save SRSCtl if changing shadow sets */
   mfc0
          k0, SRSCtlSave
   SW
```

```
li
        k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                            /* this must include at least the IM bit */
                            /*
                                for the current interrupt, and may include */
                                others */
  and
        k0, k0, k1
                               /* Clear bits in copy of Status */
  /* If switching shadow sets, write new value to SRSCtl_{PSS} here ^*/
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
  ins
                                /* Clear KSU, ERL, EXL bits in k0 */
  mtc0
        k0, C0_Status
                               /* Modify mask, switch to kernel mode, */
                                    re-enable interrupts */
   * If switching shadow sets, clear only KSU above, write target
   * address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
  /* Process interrupt here, including clearing device interrupt */
* To complete interrupt processing, the saved values must be restored
 and the original interrupted code restarted.
  di
                            /* Disable interrupts - may not be required */
  7 \
        k0, StatusSave
                           /* Get saved Status (including EXL set) */
                           /* and EPC */
  lw
        k1, EPCSave
  mtc0
        k0, C0_Status
                           /* Restore the original value */
  lw
        k0, SRSCtlSave
                           /* Get saved SRSCtl */
        k1, C0_EPC
                            /* and EPC */
  mt.c0
                            /* Restore shadow sets */
        k0, C0_SRSCtl
  mt.c0
  ehb
                            /* Clear hazard */
  eret
                            /* Dismiss the interrupt */
```

#### 4.3.1.3 External Interrupt Controller Mode

External Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide support for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the priority level and vector number of the highest priority interrupt. EIC interrupt mode is in effect if all of the following conditions are true:

- Config3<sub>VEIC</sub> = 1
- IntCtl<sub>VS</sub> ≠ 0
- Cause<sub>IV</sub> = 1
- Status<sub>REV</sub> = 0

In EIC interrupt mode, the processor sends the state of the software interrupt requests ( $Cause_{IP1...IP0}$ ), the timer interrupt request ( $Cause_{PCI}$ ) and Fast Debug Channel Interrupt ( $Cause_{PCI}$ ) to the external interrupt controller, where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt controller can be a hard-wired logic block, or it can be configurable based on control and status registers. This allows the interrupt controller to be more specific or more general as a function of the system environment and needs.

#### Exceptions and Interrupts in the M14Kc™ Core

The external interrupt controller prioritizes its interrupt requests and produces the priority level and the vector number of the highest priority interrupt to be serviced. The priority level, called the Requested Interrupt Priority Level (RIPL), is an 8-bit encoded value in the range 0..255, inclusive. A value of 0 indicates that no interrupt requests are pending. The values 1..255 represent the lowest (1) to highest (255) RIPL for the interrupt to be serviced. The interrupt controller passes this value on the 8 hardware interrupt lines, which are treated as an encoded value in EIC interrupt mode. There are two implementation options available for the vector offset:

- 1. The first option is to send a separate vector number along with the RIPL to the processor.
- 2. A second option is to send an entire vector offset along with the RIPL to the processor. This option is enabled through the core's configuration GUI, and it is not affected by software.

The M14Kc core does not support the option to treat the RIPL value as the vector number for the processor.

Status<sub>IPL</sub> (which overlays  $StatusI_{M9..IM2}$ ) is interpreted as the Interrupt Priority Level (IPL) at which the processor is currently operating (with a value of zero indicating that no interrupt is currently being serviced). When the interrupt controller requests service for an interrupt, the processor compares RIPL with  $Status_{IPL}$  to determine if the requested interrupt has higher priority than the current IPL. If RIPL is strictly greater than  $Status_{IPL}$ , and interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ) an interrupt request is signaled to the pipeline. When the processor starts the interrupt exception, it loads RIPL into  $Cause_{RIPL}$  (which overlays  $Cause_{IP9..IP2}$ ) and signals the external interrupt controller to notify it that the request is being serviced. Because  $Cause_{RIPL}$  is only loaded by the processor when an interrupt exception is signaled, it is available to software during interrupt processing. The vector number that the EIC passes to the core is combined with the  $IntCtl_{VS}$  to determine where the interrupt service routine is located. The vector number is not stored in any software-visible registers.

In EIC interrupt mode, the external interrupt controller is also responsible for supplying the GPR shadow set number to use when servicing the interrupt. As such, the *SRSMap* register is not used in this mode, and the mapping of the vectored interrupt to a GPR shadow set is done by programming (or designing) the interrupt controller to provide the correct GPR shadow set number when an interrupt is requested. When the processor loads an interrupt request into *Cause<sub>RIPL</sub>*, it also loads the GPR shadow set number into *SRSCtl<sub>EICSS</sub>*, which is copied to *SRSCtl<sub>CSS</sub>* when the interrupt is serviced.

The operation of EIC interrupt mode is shown pictorially in Figure 4.2.




Figure 4.2 Interrupt Generation for External Interrupt Controller Interrupt Mode

A typical software handler for EIC interrupt mode bypasses the entire sequence of code following the IV exception label shown for the compatibility-mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, an EIC interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the Simple Interrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. It also need only copy  $Cause_{RIPL}$  to  $Status_{IPL}$  to prevent lower priority interrupts from interrupting the handler. Such a routine might look as follows:

```
NestedException:
  Nested exceptions typically require saving the EPC, Status, and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
  below can not cover all nuances of this processing and is intended only
  to demonstrate the concepts.
   /* Use the current GPR shadow set, and setup software context */
                            /* Read Cause to get RIPL value */
   mfc0
         k1, C0_Cause
   mfc0
          k0, C0_EPC
                              /* Get restart address */
          k1, k1, S_CauseRIPL /* Right justify RIPL field */
   srl
          k0, EPCSave
                             /* Save in memory */
   SW
          k0, C0_Status
                              /* Get Status value */
   mfc0
```

```
k0, StatusSave /* Save in memory */
  SW
  ins
        k0, k1, S_StatusIPL, 6 /* Set IPL to RIPL in copy of Status */
  mfc0
        k1, C0_SRSCtl /* Save SRSCtl if changing shadow sets */
        k1, SRSCtlSave
  ^{\prime *} If switching shadow sets, write new value to SRSCtl_{PSS} here ^{*}/
  ins
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                /* Clear KSU, ERL, EXL bits in k0 */
                                /* Modify IPL, switch to kernel mode, */
  mtc0 k0, C0_Status
                                /* re-enable interrupts */
   * If switching shadow sets, clear only KSU above, write target
   ^{\star} address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
   */
  /* Process interrupt here, including clearing device interrupt */
* The interrupt completion code is identical to that shown for VI mode above.
```

## 4.3.2 Generation of Exception Vector Offsets for Vectored Interrupts

For vectored interrupts (in either VI or EIC interrupt mode), a vector number is produced by the interrupt control logic. This number is combined with <code>IntCtIVS</code> to create the interrupt offset, which is added to 16#200 to create the exception vector offset. For VI interrupt mode, the vector number is in the range 0..9, inclusive. For EIC interrupt mode, the vector number is in the range 0..63, inclusive. The <code>IntCtIVS</code> field specifies the spacing between vector locations. If this value is zero (the default reset state), the vector spacing is zero and the processor reverts to Interrupt Compatibility Mode. A non-zero value enables vectored interrupts, and Table 4.4 shows the exception vector offset for a representative subset of the vector numbers and values of the <code>IntCtIVS</code> field.

Table 4.4 Exception Vector Offsets for Vectored Interrupts
--

	Value of $IntCtl_{VS}$ Field				
Vector Number	2#00001	2#00010	2#00100	2#01000	2#10000
0	16#0200	16#0200	16#0200	16#0200	16#0200
1	16#0220	16#0240	16#0280	16#0300	16#0400
2	16#0240	16#0280	16#0300	16#0400	16#0600
3	16#0260	16#02C0	16#0380	16#0500	16#0800
4	16#0280	16#0300	16#0400	16#0600	16#0A00
5	16#02A0	16#0340	16#0480	16#0700	16#0C00
6	16#02C0	16#0380	16#0500	16#0800	16#0E00
7	16#02E0	16#03C0	16#0580	16#0900	16#1000
		•			,
		•			
61	16#09A0	16#1140	16#2080	16#3F00	16#7C00
62	16#09C0	16#1180	16#2100	16#4000	16#7E00
63	16#09E0	16#11C0	16#2180	16#4100	16#8000

The general equation for the exception vector offset for a vectored interrupt is:

```
vectorOffset \leftarrow 16#200 + (vectorNumber \times (IntCtl<sub>VS</sub> \parallel 2#00000))
```

When using large vector spacing and EIC mode, the offset value can overlap with bits that are specified in the EBase register. Software must ensure that any overlapping bits are specified as 0 in EBase. This implementation ORs together the offset and base registers, but it is architecturally undefined and software should not rely on this behavior.

Although there are 255 EIC priority interrupts, only 64 vectors are provided. There is no one-to-one mapping for each EIC interrupt to its interrupt vector. The 255 priority interrupts will share the 64 interrupt vectors as specified by the  $SI\_EICVector[5:0]$  input pins. However, as mentioned in option 2 of Section 4.3.1.3 "External Interrupt Controller Mode", the  $SI\_Offset[17:1]$  input pins can be used to provide each EIC interrupt with a unique interrupt handler location.

## 4.3.3 MCU ASE Enhancement for Interrupt Handling

The MCU ASE extends the MIPS/microMIPS32 Architecture with a set of new features designed for the microcontroller market. The MCU ASE contains enhancements in two key areas: interrupt delivery and interrupt latency. For more details, refer to the *The MCU Privileged Resource Architecture* chapter of the *MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the MIPS32 Architecture* [10] or *MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the microMIPS32* Architecture [11].

### 4.3.3.1 Interrupt Delivery

The MCU ASE extends the number of hardware interrupt sources from 6 to 8. For legacy and vectored-interrupt mode, this represents 8 external interrupt sources. For EIC mode, the widened *IPL* and *RIPL* fields can now represent 256 external interrupt sources.

#### 4.3.3.2 Interrupt Latency Reduction

The MCU ASE includes a package of extensions to MIPS/microMIPS3232 that decrease the latency of the processor's response to a signalled interrupt.

### Interrupt Vector Prefetching

Normally on MIPS architecture processors, when an interrupt or exception is signalled, execution pipelines must be flushed before the interrupt/exception handler is fetched. This is necessary to avoid mixing the contexts of the interrupted/faulting program and the exception handler. The MCU ASE introduces a hardware mechanism in which the interrupt exception vector is prefetched whenever the interrupt input signals change. The prefetch memory transaction occurs in parallel with the pipeline flush and exception prioritization. This decreases the overall latency of the execution of the interrupt handler's first instruction.

#### Automated Interrupt Prologue

The use of Shadow Register Sets avoids the software steps of having to save general-purpose registers before handling an interrupt.

The MCU ASE adds additional hardware logic that automatically saves some of the COP0 state in the stack and automatically updates some of the COP0 registers in preparation for interrupt handling.

#### Automated Interrupt Epilogue

A mirror to the Automated Prologue, this features automates the restoration of some of the COP0 registers from the stack and the preparation of some of the COP0 registers for returning to non-exception mode. This feature is implemented within the IRET instruction, which is introduced in this ASE.

#### Interrupt Chaining

An optional feature of the Automated Interrupt Epilogue, this feature allows handling a second interrupt after a primary interrupt is handled, without returning to non-exception mode (and the related pipeline flushes that would normally be necessary).

## 4.4 GPR Shadow Registers

Release 2 of the Architecture optionally removes the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to kernel mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is a build-time option on the M14Kc core. Although Release 2 of the Architecture defines a maximum of 16 shadow sets, the core allows one (the normal GPRs), two, four, eight or sixteen shadow sets. The highest number actually implemented is indicated by the SRSCtl<sub>HSS</sub> field. If this field is zero, only the normal GPRs are implemented.

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to kernel mode via an interrupt or exception. When a shadow set is bound to a kernel mode entry condition, reference to GPRs work exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode. The RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtl register provides the number of the current shadow register set, and the PSS field of the SRSCtl register provides the number of the previous shadow register set (that which was current before the last exception or interrupt occurred).

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller, and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the *ESS* field of the *SRSCtl* register. When an exception or interrupt occurs, the value of *SRSCtl<sub>CSS</sub>* is copied to *SRSCtl<sub>PSS</sub>*, and *SRSCtl<sub>CSS</sub>* is set to the value taken from the appropriate source. On an ERET, the value of *SRSCtl<sub>PSS</sub>* is copied back into *SRSCtl<sub>CSS</sub>* to restore the shadow set of the mode to which control returns. More precisely, the rules for updating the fields in the *SRSCtl* register on an interrupt or exception are as follows:

- 1. No field in the SRSCt/ register is updated if any of the following conditions is true. In this case, steps 2 and 3 are skipped.
  - The exception is one that sets *Status<sub>ERL</sub>*: Reset, Soft Reset, or NMI.
  - The exception causes entry into EJTAG Debug Mode.
  - Status<sub>BEV</sub> = 1
  - Status<sub>FXI</sub> = 1

- 2. SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>.
- 3. SRSCtl<sub>CSS</sub> is updated from one of the following sources:
  - The appropriate field of the SRSMap register, based on IPL, if the exception is an interrupt,  $Cause_{IV} = 1$ ,  $Config3_{VEIC} = 0$ , and  $Config3_{VInt} = 1$ . These are the conditions for a vectored interrupt.
  - The *EICSS* field of the *SRSCtI* register if the exception is an interrupt, *Cause<sub>IV</sub>* = 1, and *Config3<sub>VEIC</sub>* = 1. These are the conditions for a vectored EIC interrupt.
  - The ESS field of the SRSCt/ register in any other case. This is the condition for a non-interrupt exception, or a non-vectored interrupt.

Similarly, the rules for updating the fields in the SRSCt/ register at the end of an exception or interrupt are as follows:

- 1. No field in the SRSCt/register is updated if any of the following conditions is true. In this case, step 2 is skipped.
  - A DERET is executed.
  - An ERET is executed with Status<sub>ERL</sub> = 1.
- 2. SRSCtl<sub>PSS</sub> is copied to SRSCtl<sub>CSS</sub>.

These rules have the effect of preserving the SRSCtl register in any case of a nested exception or one which occurs before the processor has been fully initialize ( $Status_{REV} = 1$ ).

Privileged software may switch the current shadow set by writing a new value into SRSCtl<sub>PSS</sub>, loading EPC with a target address, and doing an ERET.

## 4.5 Exception Vector Locations

The Reset, Soft Reset, and NMI exceptions are always vectored to location 16#BFC0.0000. EJTAG Debug exceptions are vectored to location 16#BFC0.0480, or to location 16#FF20.0200 if the ProbTrap bit is zero or one, respectively, in the *EJTAG\_Control\_register*. Addresses for all other exceptions are a combination of a vector offset and a vector base address. In Release 1 of the architecture, the vector base address was fixed. In Release 2 of the architecture, software is allowed to specify the vector base address via the *EBase* register for exceptions that occur when *Status*<sub>BEV</sub> equals 0. Table 4.5 gives the vector base address as a function of the exception and whether the *BEV* bit is set in the *Status* register. Table 4.6 gives the offsets from the vector base address as a function of the exception. Note that the *IV* bit in the *Cause* register causes Interrupts to use a dedicated exception vector offset, rather than the general exception vector. For implementations of Release 2 of the Architecture,

Table 4.4 shows the offset from the base address in the case where  $Status_{BEV} = 0$  and  $Cause_{IV} = 1$ . For implementations of Release 1 of the architecture in which  $Cause_{IV} = 1$ , the vector offset is as if  $IntCt_{IVS}$  were 0. Table 4.7 combines these two tables into one that contains all possible vector addresses as a function of the state that can affect the

vector selection. To avoid complexity in the table, the vector address value assumes that the *EBase* register, as implemented in Release 2 devices, is not changed from its reset state and that  $IntCt_{IVS}$  is 0.

**Table 4.5 Exception Vector Base Addresses** 

	Status <sub>BEV</sub>		
Exception	0	1	
Reset, Soft Reset, NMI	16#BFC	0.0000	
EJTAG Debug (with <i>ProbEn</i> = 0 in the <i>EJTAG Control Register</i> )	16#BFC0.0480		
EJTAG Debug (with <i>ProbEn</i> = 1 in the <i>EJTAG Control Register</i> )	16#FF20.0200		
Cache/SPRAM Parity Error	EBase <sub>3130</sub> $\parallel$ 1 $\parallel$ EBase <sub>2812</sub> $\parallel$ 16#000 Note that EBase <sub>3130</sub> have the fixed value 2#10	16#BFC0.0300	
Other	For Release 1 of the architecture:  16#8000.0000  For Release 2 of the architecture: EBase <sub>3112</sub>    16#000  Note that EBase <sub>3130</sub> have the fixed value 2#10	16#BFC0.0200	

**Table 4.6 Exception Vector Offsets** 

Exception	Vector Offset
TLB Refill, EXL = 0	16#000
General Exception	16#180
Interrupt, Cause <sub>IV</sub> = 1	16#200 (In Release 2 implementations, this is the base of the vectored interrupt table when $Status_{BEV} = 0$ )
Reset, Soft Reset, NMI	None (Uses Reset Base Address)

**Table 4.7 Exception Vectors** 

					Vector
Exception	Status <sub>BEV</sub>	Status <sub>EXL</sub>	$Cause_{\mathrm{IV}}$	EJTAG ProbEn	For Release 2 Implementations, assumes that EBase retains its reset state and that $\rm IntCtl_{VS}$ = 0
Reset, Soft Reset, NMI	X	X	Х	X	16#BFC0.0000
EJTAG Debug	X	X	X	0	16#BFC0.0480
EJTAG Debug	X	X	X	1	16#FF20.0200
TLB Refill	0	0	х	X	16#8000.0000
TLB Refill	0	1	X	X	16#8000.0180
TLB Refill	1	0	х	х	16#BFC0.0200
TLB Refill	1	1	х	X	16#BFC0.0380

**Table 4.7 Exception Vectors (Continued)** 

					Vector
Exception	Status <sub>BEV</sub>	Status <sub>EXL</sub>	$Cause_{\mathrm{IV}}$	EJTAG ProbEn	For Release 2 Implementations, assumes that EBase retains its reset state and that $\rm IntCtl_{VS}$ = 0
Cache/SPRAM Parity Error	0	х	X	X	16#EBase[31:30]    2#1    EBase[28:12]    16#100
Cache/SPRAM Parity Error	1	Х	Х	х	16#BFC0.0300
Interrupt	0	0	0	Х	16#8000.0180
Interrupt	0	0	1	X	16#8000.0200
Interrupt	1	0	0	X	16#BFC0.0380
Interrupt	1	0	1	Х	16#BFC0.0400
All others	0	X	X	X	16#8000.0180
All others	1	X	X	X	16#BFC0.0380
'x' denotes don't care					

## 4.6 General Exception Processing

With the exception of Reset, Soft Reset, NMI, cache error, and EJTAG Debug exceptions, which have their own special processing as described below, exceptions have the same basic processing flow:

• If the *EXL* bit in the *Status* register is zero, the *EPC* register is loaded with the PC at which execution will be restarted and the *BD* bit is set appropriately in the *Cause* register (see Table 5.27). The value loaded into the *EPC* register is dependent on whether the processor implements microMIPS, and whether the instruction is in the delay slot of a branch or jump which has delay slots. Table 4.8 shows the value stored in each of the CP0 PC registers, including *EPC*. For implementations of Release 2 of the Architecture if *Status*<sub>BEV</sub> = 0, the *CSS* field in the *SRSCtl* register is copied to the *PSS* field, and the *CSS* value is loaded from the appropriate source.

If the EXL bit in the Status register is set, the EPC register is not loaded and the BD bit is not changed in the Cause register. For implementations of Release 2 of the Architecture, the SRSCtl register is not changed.

Table 4.8 Value Stored in EPC, ErrorEPC, or DEPC on an Exception

microMIPS Implemented?				
No	No	Address of the instruction		
No	Yes	Address of the branch or jump instruction (PC-4)		
Yes	No	Upper31 bits of the address of the instruction, combined with the <i>ISA Mode</i> bit		
Yes	Yes	Upper31 bits of the branch or jump instruction (PC-2 or PC-4 depending on size of the instruction in the micro-MIPS ISA Mode and PC-4 in the 32-bit ISA Mode), combined with the <i>ISA Mode</i> bit		

#### Exceptions and Interrupts in the M14Kc™ Core

- The CE and ExcCode fields of the Cause registers are loaded with the values appropriate to the exception. The CE field is loaded, but not defined, for any exception type other than a coprocessor unusable exception.
- The EXL bit is set in the Status register.
- The processor is started at the exception vector.

The value loaded into *EPC* represents the restart address for the exception and need not be modified by exception handler software in the normal case. Software need not look at the *BD* bit in the *Cause* register unless it wishes to identify the address of the instruction that actually caused the exception.

Note that individual exception types may load additional information into other registers. This is noted in the description of each exception type below.

### **Operation:**

```
/* If Status_{\mathrm{EXL}} is 1, all exceptions go through the general exception vector */
/* and neither EPC nor Cause_{
m BD} nor SRSCtl are modified */
if Status_{EXL} = 1 then
    vectorOffset \leftarrow 16#180
else
    if InstructionInBranchDelaySlot then
        EPC ← restartPC/* PC of branch/jump */
        \texttt{Cause}_{\texttt{BD}} \, \leftarrow \, \mathbf{1}
    else
        EPC \leftarrow restartPC
                                                /* PC of instruction */
        \texttt{Cause}_{\texttt{BD}} \; \leftarrow \; \texttt{0}
    endif
    /* Compute vector offsets as a function of the type of exception */
    \mbox{NewShadowSet} \leftarrow \mbox{SRSCtl}_{\mbox{ESS}} \mbox{ /* Assume exception, Release 2 only */}
    if ExceptionType = TLBRefill then
        vectorOffset \leftarrow 16#000
    elseif (ExceptionType = Interrupt) then
        if (Cause_{IV} = 0) then
             vectorOffset ← 16#180
        else
             if (Status_{\rm BEV} = 1) or (IntCtl_{\rm VS} = 0) then
                  vectorOffset \leftarrow 16#200
             else
                  if Config3_{VEIC} = 1 then
                      \texttt{VecNum} \leftarrow \texttt{Cause}_{RIPL}
                      \texttt{NewShadowSet} \leftarrow \texttt{SRSCtl}_{EICSS}
                  else
                      VecNum ← VIntPriorityEncoder()
                      \texttt{NewShadowSet} \leftarrow \texttt{SRSMap}_{IPL} \times_{4+3..IPL} \times_{4}
                  vectorOffset \leftarrow 16#200 + (VecNum \times (IntCtl<sub>VS</sub> \parallel 2#00000))
             endif /\!\!\!\!\!\!^{\star} if (Status_{BEV} = 1) or (IntCtl_{VS} = 0) then ^{\star}/\!\!\!\!\!
         endif /* if (Cause<sub>IV</sub> = 0) then */
    endif /* elseif (ExceptionType = Interrupt) then */
    /* Update the shadow set information for an implementation of */
    /* Release 2 of the architecture */
    if ((ArchitectureRevision \geq 2) and (SRSCtl_{
m HSS} > 0) and (Status_{
m BEV} = 0) and
         (Status_{ERL} = 0)) then
         SRSCtl_{PSS} \leftarrow SRSCtl_{CSS}
```

```
\texttt{SRSCtl}_{CSS} \leftarrow \texttt{NewShadowSet}
    endif
endif /* if Status<sub>EXI</sub> = 1 then */
\texttt{Cause}_{\texttt{CE}} \leftarrow \texttt{FaultingCoprocessorNumber}
\texttt{Cause}_{\texttt{ExcCode}} \leftarrow \texttt{ExceptionType}
Status_{EXL} \leftarrow 1
/* Calculate the vector base address */
if Status_{BEV} = 1 then
    vectorBase \leftarrow 16#BFC0.0200
else
    if ArchitectureRevision ≥ 2 then
         /* The fixed value of {\tt EBase_{31..30}} forces the base to be in kseg0 or kseg1 */
         vectorBase \leftarrow EBase<sub>31..12</sub> | 16#000
         vectorBase ← 16#8000.0000
    endif
endif
/* Exception PC is the sum of vectorBase and vectorOffset */
PC \leftarrow vectorBase_{31..30} \parallel (vectorBase_{29..0} + vectorOffset_{29..0})
                                     /* No carry between bits 29 and 30 */
```

## 4.7 Debug Exception Processing

All debug exceptions have the same basic processing flow:

- The *DEPC* register is loaded with the program counter (PC) value at which execution will be restarted and the *DBD* bit is set appropriately in the *Debug* register. The value loaded into the *DEPC* register is the current PC if the instruction is not in the delay slot of a branch, or the PC-4 of the branch if the instruction is in the delay slot of a branch.
- The DSS, DBp, DDBL, DDBS, DIB, DINT, DIBImpr, DDBLImpr, and DDBSImpr bits in the Debug register are updated appropriately depending on the debug exception type.
- The Debug2 register is updated with additional information for complex breakpoints.
- Halt and Doze bits in the Debug register are updated appropriately.
- *DM* bit in the *Debug* register is set to 1.
- The processor is started at the debug exception vector.

The value loaded into *DEPC* represents the restart address for the debug exception and need not be modified by the debug exception handler software in the usual case. Debug software need not look at the *DBD* bit in the *Debug* register unless it wishes to identify the address of the instruction that actually caused the debug exception.

A unique debug exception is indicated through the DSS, DBp, DDBL, DDBS, DIB, DINT, DIBImpr, DDBLImpr, and DDBSImpr bits in the Debug register.

No other CP0 registers or fields are changed due to the debug exception, thus no additional state is saved.

#### **Operation:**

```
if InstructionInBranchDelaySlot then \begin{array}{l} {\rm DEPC} \leftarrow {\rm PC-4} \\ {\rm Debug_{DBD}} \leftarrow 1 \\ \\ {\rm else} \\ {\rm DEPC} \leftarrow {\rm PC} \\ {\rm Debug_{DBD}} \leftarrow 0 \\ \\ {\rm endif} \\ \\ {\rm Debug_{D^*}} \ _{\rm bits} \leftarrow {\rm DebugExceptionType} \\ \\ {\rm Debug_{Malt}} \leftarrow {\rm HaltStatusAtDebugException} \\ \\ {\rm Debug_{Doze}} \leftarrow {\rm DozeStatusAtDebugException} \\ \\ {\rm Debug_{DM}} \leftarrow 1 \\ \\ {\rm if} \ EJTAGControlRegister_{ProbTrap} = 1 \ then \\ {\rm PC} \leftarrow 0xFF20\_0200 \\ \\ \\ {\rm else} \\ {\rm PC} \leftarrow 0xBFC0\_0480 \\ \\ \\ {\rm endif} \\ \end{array}
```

The same debug exception vector location is used for all debug exceptions. The location is determined by the Prob-Trap bit in the EJTAG Control register (ECR), as shown in Table 4.9.

 ProbTrap bit in ECR Register
 Debug Exception Vector Address

 0
 0xBFC0\_0480

 1
 0xFF20\_0200 in dmseg

**Table 4.9 Debug Exception Vector Addresses** 

## 4.8 Exception Descriptions

The following subsections describe each of the exceptions listed in the same sequence as shown in Table 4.1.

## 4.8.1 Reset/SoftReset Exception

A reset exception occurs when the *SI\_ColdReset* signal is asserted to the processor; a soft reset occurs when the *SI\_Reset* signal is asserted. These exceptions are not maskable. When one of these exceptions occurs, the processor performs a full reset initialization, including aborting state machines, establishing critical state, and generally placing the processor in a state in which it can execute instructions from uncached, unmapped address space. On a Reset/Soft-Reset exception, the state of the processor is not defined, with the following exceptions:

- The *Random* register is initialized to the number of TLB entries 1.
- The Wired register is initialized to zero.
- The Config register is initialized with its boot state.
- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The I, R, and W fields of the *WatchLo* register are initialized to 0.

- The ErrorEPC register is loaded with PC-4 if the state of the processor indicates that it was executing an instruction in the delay slot of a branch. Otherwise, the ErrorEPC register is loaded with PC. Note that this value may or may not be predictable.
- PC is loaded with 0xBFC0 0000.

#### **Cause Register ExcCode Value:**

None

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Reset (0xBFC0 0000)

#### **Operation:**

```
Random ← TLBEntries - 1
Wired \leftarrow 0
Config ← ConfigurationState
Status_{RP} \leftarrow 0
Status_{BEV} \leftarrow 1
Status_{TS} \leftarrow 0
Status_{SR} \leftarrow 0/1 (depending on Reset or SoftReset)
Status_{NMT} \leftarrow 0
Status_{ERL} \leftarrow 1
\texttt{WatchLo}_{\texttt{I}} \leftarrow \texttt{0}
WatchLo_R \leftarrow 0
WatchLo_W \leftarrow 0
if InstructionInBranchDelaySlot then
     \texttt{ErrorEPC} \leftarrow \texttt{PC} - 4
else
    ErrorEPC ← PC
endif
PC ← 0xBFC0_0000
```

# 4.8.2 Debug Single Step Exception

A debug single step exception occurs after the CPU has executed one/two instructions in non-debug mode, when returning to non-debug mode after debug mode. One instruction is allowed to execute when returning to a non jump/branch instruction, otherwise two instructions are allowed to execute since the jump/branch and the instruction in the delay slot are executed as one step. Debug single step exceptions are enabled by the SSt bit in the Debug register, and are always disabled for the first one/two instructions after a DERET.

The DEPC register points to the instruction on which the debug single step exception occurred, which is also the next instruction to single step or execute when returning from debug mode. So the DEPC will not point to the instruction which has just been single stepped, but rather the following instruction. The DBD bit in the Debug register is never set for a debug single step exception, since the jump/branch and the instruction in the delay slot is executed in one step.

Exceptions occurring on the instruction(s) executed with debug single step exception enabled are taken even though debug single step was enabled. For a normal exception (other than reset), a debug single step exception is then taken on the first instruction in the normal exception handler. Debug exceptions are unaffected by single step mode, e.g. returning to a SDBBP instruction with debug single step exceptions enabled causes a debug software breakpoint

#### Exceptions and Interrupts in the M14Kc™ Core

exception, and *DEPC* points to the SDBBP instruction. However, returning to an instruction (not jump/branch) just before the SDBBP instruction, causes a debug single step exception with the *DEPC* pointing to the SDBBP instruction.

To ensure proper functionality of single step, the debug single step exception has priority over all other exceptions, except reset and soft reset.

#### **Debug Register Debug Status Bit Set**

DSS

#### **Additional State Saved**

None

#### **Entry Vector Used**

Debug exception vector

# 4.8.3 Debug Interrupt Exception

A debug interrupt exception is either caused by the *EjtagBrk* bit in the *EJTAG Control* register (controlled through the TAP), or caused by the debug interrupt request signal to the CPU.

The debug interrupt exception is an asynchronous debug exception which is taken as soon as possible, but with no specific relation to the executed instructions. The *DEPC* register is set to the instruction where execution should continue after the debug handler is through. The *DBD* bit is set based on whether the interrupted instruction was executing in the delay slot of a branch.

#### **Debug Register Debug Status Bit Set**

DINT

#### **Additional State Saved**

None

#### **Entry Vector Used**

Debug exception vector

# 4.8.4 Non-Maskable Interrupt (NMI) Exception

A non maskable interrupt exception occurs when the *SI\_NMI* signal is asserted to the processor. *SI\_NMI* is an edge sensitive signal - only one NMI exception will be taken each time it is asserted. An NMI exception occurs only at instruction boundaries, so it does not cause any reset or other hardware initialization. The state of the cache, memory, and other processor states are consistent and all registers are preserved, with the following exceptions:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The *ErrorEPC* register is loaded with PC-4 if the state of the processor indicates that it was executing an instruction in the delay slot of a branch. Otherwise, the *ErrorEPC* register is loaded with PC.
- PC is loaded with 0xBFC0\_0000.

#### Cause Register ExcCode Value:

None

None

#### **Entry Vector Used:**

Reset (0xBFC0\_0000)

#### **Operation:**

```
\begin{array}{l} {\rm Status_{BEV}} \leftarrow 1 \\ {\rm Status_{TS}} \leftarrow 0 \\ {\rm Status_{SR}} \leftarrow 0 \\ {\rm Status_{NMI}} \leftarrow 1 \\ {\rm Status_{ERL}} \leftarrow 1 \\ {\rm if\ InstructionInBranchDelaySlot\ then} \\ {\rm ErrorEPC} \leftarrow {\rm PC} - 4 \\ {\rm else} \\ {\rm ErrorEPC} \leftarrow {\rm PC} \\ {\rm endif} \\ {\rm PC} \leftarrow 0{\rm xBFC0\_0000} \end{array}
```

# 4.8.5 Machine Check Exception

A machine check exception occurs when the processor detects an internal inconsistency. The following condition causes a machine check exception:

• The detection of multiple matching entries in the TLB (TLB-based MMU only). The core detects this condition on a TLB write and prevents the write from being completed. The TS bit in the *Status* register is set to indicate this condition. This bit is only a status flag and does not affect the operation of the device. Software clears this bit at the appropriate time. This condition is resolved by flushing the conflicting TLB entries. The TLB write can then be completed.

# Cause Register ExcCode Value:

MCheck

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

#### 4.8.6 Interrupt Exception

The interrupt exception occurs when one or more of the eight hardware, two software, or timer interrupt requests is enabled by the *Status* register, and the interrupt input is asserted. See 4.3 "Interrupts" on page 75 for more details about the processing of interrupts.

#### **Register ExcCode Value:**

Int

Table 4.10 Register States an Interrupt Exception

Register State	Value	
CauseIP	indicates the interrupts that are pending.	

#### **Entry Vector Used:**

See 4.3.2 "Generation of Exception Vector Offsets for Vectored Interrupts" on page 84 for the entry vector used, depending on the interrupt mode the processor is operating in.

# 4.8.7 Debug Instruction Break Exception

A debug instruction break exception occurs when an instruction hardware breakpoint matches an executed instruction. The *DEPC* register and *DBD* bit in the *Debug* register indicate the instruction that caused the instruction hardware breakpoint to match. This exception can only occur if instruction hardware breakpoints are implemented.

#### **Debug Register Debug Status Bit Set:**

DIB

**Additional State Saved:** 

None

**Entry Vector Used:** 

Debug exception vector

# 4.8.8 Watch Exception — Instruction Fetch or Data Access

The Watch facility provides a software debugging vehicle by initiating a watch exception when an instruction or data reference matches the address information stored in the *WatchHi* and *WatchLo* registers. A Watch exception is taken immediately if the *EXL* and *ERL* bits of the *Status* register are both zero and the *DM* bit of the *Debug* is also zero. If any of those bits is a one at the time that a watch exception would normally be taken, then the WP bit in the *Cause* register is set, and the exception is deferred until all three bits are zero. Software may use the WP bit in the *Cause* register to determine if the *EPC* register points at the instruction that caused the watch exception, or if the exception actually occurred while in kernel mode.

The Watch exception can occur on either an instruction fetch or a data access. Watch exceptions that occur on an instruction fetch have a higher priority than watch exceptions that occur on a data access.

#### **Register ExcCode Value:**

WATCH

Table 4.11 Register States on a Watch Exception

Register State	Value
Cause <sub>WP</sub>	Indicates that the watch exception was deferred until after $Status_{EXL}$ , $Status_{ERL}$ , and $Debug_{DM}$ were zero. This bit directly causes a watch exception, so software must clear this bit as part of the exception handler to prevent a watch exception loop at the end of the current handler execution.

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.9 Address Error Exception — Instruction Fetch/Data Access

An address error exception occurs on an instruction or data access when an attempt is made to execute one of the following:

- Fetch an instruction, load a word, or store a word that is not aligned on a word boundary
- Load or store a halfword that is not aligned on a halfword boundary
- Reference the kernel address space from user mode

Note that in the case of an instruction fetch that is not aligned on a word boundary, PC is updated before the condition is detected. Therefore, both EPC and BadVAddr point to the unaligned instruction address. In the case of a data access the exception is taken if either an unaligned address or an address that was inaccessible in the current processor mode was referenced by a load or store instruction.

#### Cause Register ExcCode Value:

AdEL: Reference was a load or an instruction fetch

AdES: Reference was a store

#### **Additional State Saved:**

Table 4.12 CP0 Register States on an Address Exception Error

Register State	Value	
BadVAddr	Failing address	
Context <sub>VPN2</sub>	UNPREDICTABLE	
EntryHi <sub>VPN2</sub>	UNPREDICTABLE	
EntryLo0	UNPREDICTABLE	
EntryLo1	UNPREDICTABLE	

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.10 TLB Refill Exception — Instruction Fetch or Data Access

During an instruction fetch or data access, a TLB refill exception occurs when no TLB entry matches a reference to a mapped address space and the *EXL* bit is 0 in the *Status* register. Note that this is distinct from the case in which an entry matches but has the valid bit off. In that case, a TLB Invalid exception occurs.

#### Cause Register ExcCode Value:

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

#### **Additional State Saved:**

Table 4.13 CP0 Register States on a TLB Refill Exception

Register State	Value
BadVAddr	failing address.
Context	The BadVPN2 field contains VA <sub>31:13</sub> of the failing address.
EntryHi	The VPN2 field contains VA <sub>31:13</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

#### **Entry Vector Used:**

TLB refill vector (offset 0x000) if  $Status_{EXL} = 0$  at the time of exception; general exception vector (offset 0x180) if  $Status_{EXL} = 1$  at the time of exception

# 4.8.11 TLB Invalid Exception — Instruction Fetch or Data Access

During an instruction fetch or data access, a TLB invalid exception occurs in one of the following cases:

- No TLB entry matches a reference to a mapped address space; and the EXL bit is 1 in the Status register.
- A TLB entry matches a reference to a mapped address space, but the matched entry has the valid bit off.
- A TLB entry matches a reference to a mapped address space, but the reference is an instruction fetch and the matched entry has the execute inhibit (XI) bit on.
- A TLB entry matches a reference to a mapped address space, but the reference is a data load and the matched entry has the read inhibit (Rl) bit on.
- The virtual address is greater than or equal to the bounds address in a FM-based MMU.

#### Cause Register ExcCode Value:

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

Table 4.14 CP0 Register States on a TLB Invalid Exception

Register State	Value	
BadVAddr	Failing address	
Context	The <i>BadVPN2</i> field contains VA <sub>31:13</sub> of the failing address.	
EntryHi	The VPN2 field contains VA <sub>31:13</sub> of the failing address; the ASID field contains the ASID of the reference that missed.	
EntryLo0	UNPREDICTABLE	
EntryLo1	UNPREDICTABLE	

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.12 Execute-Inhibit Exception

An Execute-Inhibit exception occurs when the virtual address of an instruction fetch matches a TLB entry whose XI bit is set. This exception type can only occur if the XI bit is implemented within the TLB and is enabled, which is denoted by the  $PageGrain_{X|E}$  bit.

# Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1TLBXI$ 

#### **Additional State Saved**

Table 4.15 CP0 Register States on a Execute-Inhibit Exception

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the Virtual Index field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>3113</sub> of the failing address
Entry Hi	The <i>VPN2</i> field contains VA <sub>3113</sub> of the failing address; the <i>ASID</i> field contains the ASID of the reference that missed.
Entry Lo0	UNPREDICTABLE
Entry Lo1	UNPREDICTABLE

#### **Entry Vector Used**

General exception vector (offset 0#180)

# 4.8.13 Read-Inhibit Exception

A Read-Inhibit exception occurs when the virtual address of a memory load reference matches a TLB entry whose RI bit is set. This exception type can only occur if the RI bit is implemented within the TLB and is enabled, which is denoted by the *PageGrain<sub>XIE</sub>* bit. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

#### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL if  $PageGrain_{IEC} == 1$ TLBXI

#### **Additional State Saved**

Table 4.16 CP0 Register States on a Read-Inhibit Exception

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the Virtual Index field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>3113</sub> of the failing address
Entry Hi	The <i>VPN2</i> field contains VA <sub>3113</sub> of the failing address; the <i>ASID</i> field contains the ASID of the reference that missed.
Entry Lo0	UNPREDICTABLE
Entry Lo1	UNPREDICTABLE

#### **Entry Vector Used**

General exception vector (offset 0#180)

# 4.8.14 Cache/SPRAM Parity Error Exception

A cache/SPRAM error exception occurs when an instruction or data reference detects a cache tag or data error. This exception is not maskable. To avoid disturbing the error in the cache array the exception vector is to an unmapped, uncached address. This exception is precise.

#### Cause Register ExcCode Value

N/A

Table 4.17 CP0 Register States on a Cache/SPRAM Parity Error Exception

Register State	Value	
CacheErr	Error state	
ErrorEPC	Restart PC	

#### **Entry Vector Used**

Cache error vector (offset 16#100)

# 4.8.15 Bus Error Exception — Instruction Fetch or Data Access

A bus error exception occurs when an instruction or data access makes a bus request (due to a cache miss or an uncacheable reference) and that request terminates in an error. The bus error exception can occur on either an instruction fetch or a data access. Bus error exceptions that occur on an instruction fetch have a higher priority than bus error exceptions that occur on a data access.

Bus errors taken on the requested (critical) word of an instruction fetch or data load are precise. Other bus errors, such as stores or non-critical words of a burst read, can be imprecise. These errors are taken when an AHB slave responds with an error code. The M14Kc family core does not support imprecise instruction fetch bus error exceptions. Thus, when a slave signals a bus error, this notification must be repeated for all similar instruction fetches until the core has taken the exception.

#### Cause Register ExcCode Value:

IBE: Error on an instruction reference

DBE: Error on a data reference

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.16 Debug Software Breakpoint Exception

A debug software breakpoint exception occurs when an SDBBP instruction is executed. The *DEPC* register and *DBD* bit in the *Debug* register will indicate the SDBBP instruction that caused the debug exception.

#### **Debug Register Debug Status Bit Set:**

DBp

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Debug exception vector

# 4.8.17 Execution Exception — System Call

The system call exception is one of the execution exceptions. All of these exceptions have the same priority. A system call exception occurs when a SYSCALL instruction is executed.

#### Cause Register ExcCode Value:

Sys

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.18 Execution Exception — Breakpoint

The breakpoint exception is one of the execution exceptions. All of these exceptions have the same priority. A breakpoint exception occurs when a BREAK instruction is executed.

#### Cause Register ExcCode Value:

Bp

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.19 Execution Exception — Reserved Instruction

The reserved instruction exception is one of the execution exceptions. All of these exceptions have the same priority. A reserved instruction exception occurs when a reserved or undefined major opcode or function field is executed. This includes Coprocessor 2 instructions which are decoded reserved in the Coprocessor 2.

#### Cause Register ExcCode Value:

RI

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.20 Execution Exception — Coprocessor Unusable

The coprocessor unusable exception is one of the execution exceptions. All of these exceptions have the same priority. A coprocessor unusable exception occurs when an attempt is made to execute a coprocessor instruction for one of the following:

- a corresponding coprocessor unit that has not been marked usable by setting its CU bit in the Status register
- CP0 instructions, when the unit has not been marked usable, and the processor is executing in user mode

#### **Cause Register ExcCode Value:**

CpU

#### **Additional State Saved:**

Table 4.18 Register States on a Coprocessor Unusable Exception

Register State	Value
Cause <sub>CE</sub>	Unit number of the coprocessor being referenced

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.21 Execution Exception — CorExtend Unusable

The CorExtend unusable exception is one of the execution exceptions. All of these exceptions have the same priority. A CorExtend Unusable exception occurs when an attempt is made to execute a CorExtend instruction when Status<sub>CEE</sub> is cleared. It is implementation-dependent whether this functionality is supported. Generally, the functionality will only be supported if a CorExtend block contains local destination registers

#### **Cause Register ExcCode Value:**

**CEU** 

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.22 Execution Exception — Coprocessor 2 Exception

The Coprocessor 2 exception is one of the execution exceptions. All of these exceptions have the same priority. A Coprocessor 2 exception occurs when a valid Coprocessor 2 instruction cause a general exception in the Coprocessor 2.

#### Cause Register ExcCode Value:

C2E

#### **Additional State Saved:**

Depending on the Coprocessor 2 implementation, additional state information of the exception can be saved in a Coprocessor 2 control register.

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.23 Execution Exception — Implementation-Specific 1 Exception

The Implementation-Specific 1 exception is one of the execution exceptions. All of these exceptions have the same priority. An implementation-specific 1 exception occurs when a valid coprocessor 2 instruction cause an implementation-specific 1 exception in the Coprocessor 2.

#### Cause Register ExcCode Value:

IS1

#### **Additional State Saved:**

Depending on the coprocessor 2 implementation, additional state information of the exception can be saved in a coprocessor 2 control register.

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.24 Execution Exception — Integer Overflow

The integer overflow exception is one of the execution exceptions. All of these exceptions have the same priority. An integer overflow exception occurs when selected integer instructions result in a 2's complement overflow.

#### Cause Register ExcCode Value:

Ov

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.8.25 Execution Exception — Trap

The trap exception is one of the execution exceptions. All of these exceptions have the same priority. A trap exception occurs when a trap instruction results in a TRUE value.

#### Cause Register ExcCode Value:

Tr

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

#### 4.8.26 Debug Data Break Exception

A debug data break exception occurs when a data hardware breakpoint matches the load/store transaction of an executed load/store instruction. The *DEPC* register and DBD bit in the *Debug* register will indicate the load/store instruction that caused the data hardware breakpoint to match. The load/store instruction that caused the debug exception

has not completed e.g. not updated the register file, and the instruction can be re-executed after returning from the debug handler.

#### **Debug Register Debug Status Bit Set:**

DDBL for a load instruction or DDBS for a store instruction

#### Additional State Saved:

None

#### **Entry Vector Used:**

Debug exception vector

#### 4.8.27 Complex Break Exception

A complex data break exception occurs when the complex hardware breakpoint detects an enabled breakpoint. Complex breaks are taken imprecisely—the instruction that actually caused the exception is allowed to complete and the *DEPC* register and DBD bit in the *Debug* register point to a following instruction.

#### **Debug Register Debug Status Bit Set:**

DIBImpr, DDBLImpr, and/or DDBSImpr

#### **Additional State Saved:**

Debug2 fields indicate which type(s) of complex breakpoints were detected.

#### **Entry Vector Used:**

Debug exception vector

# 4.8.28 TLB Modified Exception — Data Access

During a data access, a TLB modified exception occurs on a store reference to a mapped address if the following condition is true:

• The matching TLB entry is valid, but not dirty.

#### **Cause Register ExcCode Value:**

Mod

Table 4.19 Register States on a TLB Modified Exception

Register State	Value	
BadVAddr	failing address	
Context	The BadVPN2 field contains VA <sub>31:13</sub> of the failing address.	
EntryHi	The VPN2 field contains VA <sub>31:13</sub> of the failing address; the ASID field contains the ASID of the reference that missed.	
EntryLo0	UNPREDICTABLE	
EntryLo1	UNPREDICTABLE	

# **Entry Vector Used:**

General exception vector (offset 0x180)

# 4.9 Exception Handling and Servicing Flowcharts


The remainder of this chapter contains flowcharts for the following exceptions and guidelines for their handlers:

- General exceptions and their exception handler
- TLB miss exception and their exception handler
- Reset, soft reset and NMI exceptions, and a guideline to their handler
- Debug exceptions

#### Figure 4.3 General Exception Handler (HW)

Exceptions other than Reset, Soft Reset, NMI, EJTag Debug and cache error, or first-level TLB miss. Note: Interrupts can be masked by IE or IMs and Watch is masked if EXL = 1

# Comments



To General Exception Servicing Guidelines

Comments \* Unmapped vector so TLBMod, TLBInv, or TLB Refill exceptions not possible MFC0 -\* EXL=1 so Watch, Interrupt exceptions disabled \* OS/System to avoid all other exceptions Context, EPC, Status, Cause \* Only Reset, Soft Reset, NMI exceptions possible. MTC0 -Set Status bits: (Optional - only to enable Interrupts while keeping Kernel  $UM \leftarrow 0, \, EXL \leftarrow \!\! 0,$ Mode) IE←1 Check Cause value & Jump to \* After EXL=0, all exceptions allowed. appropriate Service Code (except interrupt if masked by IE) Service Code **EXL** = 1 MTC0 -**EPC,STATUS** \* ERET is not allowed in the branch delay slot of another Jump Instruction \* Processor does not execute the instruction which is in the ERET's branch delay slot **ERET** \* PC  $\leftarrow$  EPC; EXL  $\leftarrow$  0 \* LLbit  $\leftarrow$  0

Figure 4.4 General Exception Servicing Guidelines (SW)




Figure 4.5 TLB Miss Exception Handler (HW)

Figure 4.6 TLB Exception Servicing Guidelines (SW)


# MFC0 -CONTEXT

# Comments

- \* Unmapped vector so TLBMod, TLBInv, or TLB Refill exceptions not possible
- \* EXL=1 so Watch, Interrupt exceptions disabled
- \* OS/System to avoid all other exceptions
- \* Only Reset, Soft Reset, NMI exceptions possible.

Service Code

\* Load the mapping of the virtual address in *Context* Reg. Move it to *EntryLo* and write into the TLB \* There could be a TLB miss again during the mapping of the data or instruction address. The processor will jump to the general exception vector since the EXL is 1. (Option to complete the first level refill in the general exception handler or ERET to the original instruction



- \* ERET is not allowed in the branch delay slot of another Jump Instruction
- \* Processor does not execute the instruction which is in the ERET's branch delay slot
- \* PC  $\leftarrow$  EPC; EXL  $\leftarrow$  0

and take the exception again)

\* LLbit  $\leftarrow$  0




Figure 4.7 Reset, Soft Reset and NMI Exception Handling and Servicing Guidelines

# **CP0 Registers of the M14Kc™ Core**

The System Control Coprocessor (CP0) provides the register interface to the M14Kc processor core for the support of memory management, address translation, exception handling, and other privileged operations. Each CP0 register is identified by a *Register Number*, from 0 through 31, and a *Select Number* that is used as the value in the *sel* field of the MFC0 and MTC0 instructions. For instance, the *EBase* register is Register Number 15, Select 1.

After updating a CP0 register, there is a hazard period of zero or more instructions from the update by the MTC0 instruction until the update has taken effect in the core. For a detailed description of CP0 hazards, refer to Section 2.13 "Hazards".

This chapter contains the following sections:

- Section 5.1 "CP0 Register Summary"
- Section 5.2 "CP0 Register Descriptions"

The EJTAG registers are described in Chapter 9, "EJTAG Debug Support in the M14KcTM Core" on page 207.

# **5.1 CP0 Register Summary**

Table 5.1 lists the CP0 registers in numerical order. Individual registers are described in Section 5.2 "CP0 Register Descriptions".

Table 5.1 CP0 Registers

Register Number	Select Number	Register Name	Function
0	0	Index <sup>3</sup>	Index into the TLB array
1	0	Random <sup>3</sup>	Randomly generated index into the TLB array
2	0	EntryLo0 <sup>3</sup>	Low-order portion of the TLB entry for even-numbered virtual pages
3	0	EntryLo1 <sup>3</sup>	Low-order portion of the TLB entry for odd-numbered virtual pages
4	0 2	Context/ UserLocal	Pointer to page table entry in memory User information that can be written by privileged software and read via <i>RDHWR</i> register 29
5	0 1	PageMask PageGrain <sup>3</sup>	PageMask controls the variable page sizes in TLB entries. PageGrain enables support of 1KB pages in the TLB.
6	0	Wired3	Controls the number of fixed ("wired") TLB entries
7	0	HWREna	Enables access via the RDHWR instruction to selected hardware registers in non-privileged mode

**Table 5.1 CP0 Registers (Continued)** 

Register Number	Select Number	Register Name	Function
8	0 1 2	BadVAddr <sup>1</sup> BadInstr BadInstrP	Reports the address for the most recent address-related exception Reports the instruction that caused the most recent exception Reports the branch instruction if a delay slot caused the most recent exception
9	0	Count <sup>1</sup>	Processor cycle count
10	0	EntryHi <sup>3</sup>	High-order portion of the TLB entry
11	0	Compare <sup>1</sup>	Timer interrupt control
12	0 1 2 3 4 5	Status IntCtl SRSCtl SRSMap1 View_IPL SRSMAP2	Processor status and control Interrupt system status and control Shadow Register Sets status and control Shadow set IPL mapping Contiguous view of IM and IPL fields Shadow set IPL mapping
13	0 4 5	Cause <sup>I</sup> View_RIPL NestedExc	Cause of last exception
14	0 2	EPC <sup>1</sup> NestedEPc	Program counter at last exception
15	0 1 2	PRId/ EBase CDMMBase	Processor identification and revision; exception base address; Common Device Memory Map Base register
16	0 1 2 3 4 5 7	Config Config1 Config2 Config3 Config4 Config5 Config7	Configuration registers
17	0	LLAddr	Load linked address
18	0-7	WatchLo <sup>1</sup>	Low-order watchpoint address
19	0-7	WatchHi <sup>1</sup>	High-order watchpoint address
20 - 22		Reserved	Reserved
23	0 1 2 3 4 6	Debug TraceControl TraceControl2 UserTraceData1 TraceBPC2 Debug2	EJTAG Debug register EJTAG Trace Control register EJTAG Trace Control register2 EJTAG User Trace Data1 register EJTAG Trace Breakpoint Register EJTAG Debug register 2
24	0 3	DEPC <sup>2</sup> UserTraceData2	Program counter at last debug exception EJTAG User Trace Data2 register

Register Number	Select Number	Register Name	Function	
25	0	PerfCtI0	Performance counter 0 control	
	1	PerfCnt0	Performance counter 0	
	2	PerfCtl1	Performance counter 1control	
	3	PerfCnt1	Performance counter 1	
26	0	ErrCtl	Software test enable of way-select and Data RAM arrays for I-Cache and D-Cache	
27	0	CacheErr	Records information about cache/SPRAM parity errors	
28	0	TagLo	Low-order portion of cache tag interface	
	1	DataLo		
29		Reserved	Reserved	
30	0	ErrorEPC <sup>1</sup>	Program counter at last error	
31	0	DeSAVE <sup>2</sup>	Debug handler scratchpad register	
	2	KScratch1	Scratch Register for Kernel Mode	
	3	Kscratch2	Scratch Register for Kernel Mode	

<sup>1.</sup> Registers used in exception processing

# 5.2 CP0 Register Descriptions

This section contains descriptions of each CP0 register. The registers are listed in numerical order, first by Register Number, then by Select Number.

For each register described below, field descriptions include the read/write properties of the field (shown in Table 5.2) and the reset state of the field.

Table 5.2 CP0 Register R/W Field Types

Read/Write Notation	Hardware Interpretation	Software Interpretation		
R/W	A field in which all bits are readable and writable by software and, potentially, by hardware. Hardware updates of this field are visible by software reads. Software updates of this field are visible by hardware reads. If the reset state of this field is "Undefined," either software or hardware must initialize the value before the first read will return a predictable value. This should not be confused with the formal definition of UNDEFINED behavior.			
R	A field that is either static or is updated only by hardware.  If the Reset State of this field is either "0" or "Preset", hardware initializes this field to zero or to the appropriate state, respectively, on powerup.  If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware.  If the Reset State of this field is "Undefined," software reads of this field result in an UNPRE-DICTABLE value except after a hardware update done under the conditions specified in the description of the field.		

<sup>2.</sup> Registers used in debug

<sup>3.</sup> Registers used in memory management

Table 5.2 CP0 Register R/W Field Types (Continued)


Read/Write Notation	Hardware Interpretation	Software Interpretation
W	A field that can be written by software but which can not be read by software.  Software reads of this field will return an UNDEFINED value.	
0	A field that hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in UNDEFINED behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero.  If the Reset State of this field is "Undefined," software must write this field with zero before it is guaranteed to read as zero.

# 5.2.1 Index Register (CP0 Register 0, Select 0)

The *Index* register is a 32-bit read/write register that contains the index used to access the TLB for TLBP, TLBR, and TLBWI instructions. The width of the index field is implementation-dependent as a function of the number of TLB entries that are implemented. The minimum value for TLB-based MMUs is *Ceiling(Log<sub>2</sub>(TLBEntries))*.

The operation of the processor is UNDEFINED if a value greater than or equal to the number of TLB entries is written to the *Index* register.

Figure 5.1 Index Register Format



**Table 5.3 Index Register Field Descriptions** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
P	31	Probe Failure. Set to 1 when the previous TLBProbe (TLBP) instruction failed to find a match in the TLB.	R	Undefined
0	30:5	Must be written as zeros; returns zeros on reads.	0	0
Index	4:0	Index to the TLB entry affected by the TLBRead and TLB-Write instructions.	R/W	Undefined

# 5.2.2 Random Register (CP0 Register 1, Select 0)

The *Random* register is a read-only register whose value is used to index the TLB during a TLBWR instruction. The width of the Random field is calculated in the same manner as that described for the *Index* register above.

The value of the register varies between an upper and lower bound as follow:

- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the *Wired* register). The entry indexed by the *Wired* register is the first entry available to be written by a TLB Write Random operation.
- An upper bound is set by the total number of TLB entries minus 1.

The Random register is decremented by one almost every clock, wrapping after the value in the Wired register is reached. To enhance the level of randomness and reduce the possibility of a live lock condition, an LFSR register is used that prevents the decrement pseudo-randomly.

The processor initializes the *Random* register to the upper bound on a Reset exception and when the *Wired* register is written.

Figure 5.2 Random Register Format



Table 5.4 Random Register Field Descriptions

Fields				
Name	Bit(s)	t(s) Description		Reset State
0	31:5	Must be written as zero; returns zero on reads.	0	0
Random	4:0	TLB Random Index	R	TLB Entries - 1

# 5.2.3 EntryLo0 and EntryLo1 Registers (CP0 Registers 2 and 3, Select 0)

The pair of *EntryLo* registers act as the interface between the TLB and the TLBR, TLBWI, and TLBWR instructions. For a TLB-based MMU, *EntryLo0* holds the entries for even pages and *EntryLo1* holds the entries for odd pages.

The contents of the *EntryLo0* and *EntryLo1* registers are undefined after an address error, TLB invalid, TLB modified, or TLB refill exception.

Figure 5.3 EntryLo0, EntryLo1 Register Format



Table 5.5 EntryLo0, EntryLo1 Register Field Descriptions

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
RI	31	Read Inhibit. If this bit is set, an attempt to read data from the page causes a TLB Invalid exception, even if the V (Valid) bit is set. The R/bit is enabled only if the RIE bit of the PageGrain register is set. If the RIE bit of PageGrain is not set, the RI bit of EntryLo0/EntryLo1 is a reserved 0 bit as per the MIPS32 specification.	R/W	0

Table 5.5 EntryLo0, EntryLo1 Register Field Descriptions (Continued)

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
XI	30	Execute Inhibit. If this bit is set, an attempt to fetch from the page causes a TLB Invalid exception, even if the <i>V</i> (Valid) bit is set. The <i>XI</i> bit is enabled only if the <i>XIE</i> bit of the <i>PageGrain</i> register is set. If the XIE bit of <i>PageGrain</i> is not set, the XI bit of <i>EntryLo0/EntryLo1</i> is a reserved 0 bit as per the MIPS32 specification.	R/W	0
0	29:26	These 4 bits are normally part of the PFN; however, because the core supports only 32 bits of physical address, the PFN is only 20 bits wide. Therefore, bits 29:26 of this register must be written with zeros.	R/W	0
PFN	25:6	Page Frame Number. Contributes to the definition of the high-order bits of the physical address. If the processor is enabled to support 1KB pages ( $Config3_{SP}=1$ and $PageGrain_{ESP}=1$ ), the PFN field corresponds to bits 29:10 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{1110}$ ). If the processor is not enabled to support 1KB pages ( $Config3_{SP}=0$ or $PageGrain_{ESP}=0$ ), the PFN field corresponds to bits 3112 of the physical address.	R/W	Undefined
С	5:3	Coherency attribute of the page. See Table 5.6.	R/W	Undefined
D	2	"Dirty" or write-enable bit, indicating that the page has been written, and/or is writable. If this bit is a one, then stores to the page are permitted. If this bit is a zero, then stores to the page cause a TLB Modified exception.	R/W	Undefined
V	1	Valid bit, indicating that the TLB entry, and thus the virtual page mapping, are valid. If this bit is a one, then accesses to the page are permitted. If this bit is a zero, then accesses to the page cause a TLB Invalid exception.	R/W	Undefined
G	0	Global bit. On a TLB write, the logical AND of the G bits in both the <i>EntryLo0</i> and <i>EntryLo1</i> register becomes the G bit in the TLB entry. If the TLB entry G bit is a one, then the ASID comparisons are ignored during TLB matches. On a read from a TLB entry, the G bits of both <i>EntryLo0</i> and <i>EntryLo1</i> reflect the state of the TLB G bit.	R/W	Undefined

Table 5.6 lists the encoding of the C field of the EntryLo0 and EntryLo1 registers and the K0 field of the Config register.

**Table 5.6 Cache Coherency Attributes** 

C[5:3] Value	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Cacheable, noncoherent, write-through, write allocate
3*, 4, 5, 6	Cacheable, noncoherent, write-back, write allocate
2*,7	Uncached

# **Table 5.6 Cache Coherency Attributes**

C[5:3] Value	Cache Coherency Attribute
= =	

<sup>\*</sup> These two values are required by the MIPS32 architecture. Only values 0, 1, 2 and 3 are used in an M14Kc core. For example, values 4, 5 and 6 are not used and are mapped to 3. The value 7 is not used and is mapped to 2. Note that these values do have meaning in other MIPS Technologies processor implementations. Refer to the MIPS32 specification for more information.

# 5.2.4 Context Register (CP0 Register 4, Select 0)

The *Context* register is a read/write register containing a pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical translations. During a TLB miss, the operating system loads the TLB with the missing translation from the PTE array. The *Context* register duplicates some of the information provided in the *BadVAddr* register but is organized in such a way that the operating system can directly reference an 8-byte page table entry (PTE) in memory.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits VA<sub>31:13</sub> of the virtual address to be written into the *BadVPN2* field of the *Context* register. The *PTEBase* field is written and used by the operating system.

The BadVPN2 field of the Context register is not defined after an address error exception.

**Figure 5.4 Context Register Format** 

PTEBase	BadVPN2
---------	---------

**Table 5.7 Context Register Field Descriptions** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
PTEBase	31:23	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer into the current PTE array in memory.	R/W	Undefined
BadVPN2	22:4	This field is written by hardware on a TLB miss. It contains bits VA <sub>31:13</sub> of the virtual address that missed.	R	Undefined
0	3:0	Must be written as zero; returns zero on reads.	0	0

# 5.2.5 UserLocal Register (CP0 Register 4, Select 2)

The *UserLocal* register is a read-write register that is not interpreted by the hardware and conditionally readable via the RDHWR instruction.

Figure 5.5 shows the format of the *UserLocal* register; Table 5.8 describes the *UserLocal* register fields.

#### Figure 5.5 UserLocal Register Format



#### Table 5.8 UserLocal Register Field Descriptions

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
UserLocal	31:0	This field contains software information that is not interpreted by hardware.	R/W	Undefined

#### **Programming Notes**

Privileged software may write this register with arbitrary information and make it accessible to unprivileged software via register 29 (*ULR*) of the RDHWR instruction. To do so, bit 29 of the *HWREna* register must be set to a 1 to enable unprivileged access to the register. In some operating environments, the *UserLocal* register contains a pointer to a thread-specific storage block that is obtained via the *RDHWR* register.

# 5.2.6 PageMask Register (CP0 Register 5, Select 0)

The *PageMask* register is a read/write register used for reading from and writing to the TLB. It holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 5.10. Figure 5.6 shows the format of the *PageMask* register; Table 5.9 describes the *PageMask* register fields.

Figure 5.6 PageMask Register Format



Table 5.9 PageMask Register Field Descriptions

Fields				
Name	Bits	Description	Read/Write	Reset State
Mask	28:13	The <i>Mask</i> field is a bit mask in which a "1" bit indicates that the corresponding bit of the virtual address should not participate in the TLB match.	R/W	Undefined

Table 5.9 PageMask Register Field Descriptions

Fie	lds			
Name	Bits	Description	Read/Write	Reset State
MaskX	12:11	In Release 2 of the Architecture, the $MaskX$ field is an extension to the $Mask$ field to support 1KB pages with definition and action analogous to that of the $Mask$ field, defined above. If 1KB pages are enabled ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), these bits are writable and readable, and their values are copied to and from the TLB entry on a TLB write or read, respectively. If 1KB pages are not enabled ( $Config3_{SP} = 0$ ) or $PageGrain_{ESP} = 0$ ), these bits are not writable, return zero on read, and the effect on the TLB entry on a write is as if they were written with the value $2\#11$ . In Release 1 of the Architecture, these bits must be written as zero, return zero on read, and have no effect on the virtual address translation.	R/W	(See Description)
0	31:29, 10:0	Ignored on writes; returns zero on reads.	R	0

Table 5.10 Values for the Mask and MaskX<sup>1</sup> Fields of the PageMask Register

		Bit																
Page Size	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 <sup>1</sup>	11 <sup>1</sup>
4 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
16 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
64 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
256 KBytes	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
1 MByte	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
4 MByte	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
16 MByte	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
64 MByte	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
256 MByte	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

<sup>1.</sup>  $PageMask_{12...11} = PageMask_{MaskX}$  exists only on implementations of Release 2 of the architecture and are treated as if they had the value 2#11 if 1K pages are not enabled ( $Config3_{SP} = 0$  or  $PageGrain_{ESP} = 0$ ).

It is implementation-dependent how many of the encodings described in Table 5.10 are implemented. All processors must implement the 4KB page size. If a particular page size encoding is not implemented by a processor, a read of the *PageMask* register must return zeros in all bits that correspond to encodings that are not implemented, thereby potentially returning a value different than that written by software.

Software may determine which page sizes are supported by writing all ones to the *PageMask* register, then reading the value back. If a pair of bits reads back as ones, the processor implements that page size. The operation of the processor is **UNDEFINED** if software loads the *Mask* field with a value other than one of those listed in Table 5.10, even

if the hardware returns a different value on a read. Hardware may depend on this requirement in implementing hardware structures.

# 5.2.7 PageGrain Register (CP0 Register 5, Select 1)

The *PageGrain* register is a read/write register used for enabling 1KB smaller than 4KB-page support. It is used for reading from and writing to the TLB.

The contents of the *PageGrain* register are not reflected in the contents of the TLB; therefore, the TLB must be flushed before any change to the *PageGrain* register is made. Behavior is UNDEFINED if a value other than those listed is used.

Figure 5.7 PageGrain Register Format



**Table 5.11 PageGrain Register Field Descriptions** 

Fiel	ds				
Name	Bit(s)	-	Description	Read/Write	Reset State
RIE	31	Read Inhibit En	able.	R/W	0
		Encoding	Meaning		
		0	RI bit of EntryLoO and EntryLo1 registers is disabled and not writeable by software.		
		1	RI bit of EntryLo0 and EntryLo1 registers is enabled.		
XIE	30	Execute Inhibit	Enable.	R/W	0
		Encoding	Meaning		
		0	XI bit of EntryLo0 and EntryLo1 registers is disabled and not writeable by software.		
		1	XI bit of EntryLo0 and EntryLo1 registers is enabled		
0	29	Reserved. Must	be written as zero; returns zero on read.	0	0

**Table 5.11 PageGrain Register Field Descriptions (Continued)** 

Field	ds				
Name	Bit(s)	-	Description	Read/Write	Reset State
ESP	28	Enables support	for 1KB pages.	R/W	0
		Encoding	Meaning		
		0	1KB page support is not enabled		
		1	1KB page support is enabled		
		sor 0 registers:  The <i>PFN</i> fielters holds the field is shifted tion)  The <i>MaskX</i> field able and is contoform the "contoform the "contoform the vertical addressed to the vertical addressed to the vertical addressed to the similar than the vertical than the ver	the following changes occur to coprocesd of the <i>EntryLo0</i> and <i>EntryLo1</i> register physical address down to bit 10 (the dileft by 2 bits from the Release 1 definitively defined of the <i>PageMask</i> register is writing that the right of the <i>Mask</i> field don't care' mask for the TLB entry. Field of the <i>EntryHi</i> register and bits wirtual address are writable. Iddress translation algorithm is modified to aller page size.  0, 1KB pages are not implemented, and do on writes and returns zero on reads.		
IEC	27	Enables unique Execute-Inhibit	exception codes for the Read-Inhibit and exceptions.	R/W	0
		Encoding	Meaning		
		1	Read-Inhibit and Execute-Inhibit exceptions both use the TLBL exception code.  Read-Inhibit exceptions use the TLBRI exception code.  Execute-Inhibit exceptions use the TLBXI exception code.		
0	26:0	Must be written	as zero; returns zero on reads.	0	0

# 5.2.8 Wired Register (CP0 Register 6, Select 0)

The *Wired* register is a read/write register that specifies the boundary between the wired and random entries in the TLB as shown in Figure 5.8. The width of the *Wired* field is calculated in the same manner as that described for the *Index* register above. Wired entries are fixed, non-replaceable entries that are not overwritten by a TLBWR instruction. Wired entries can be overwritten by a TLBWI instruction.

The *Wired* register is reset to zero by a Reset exception. Writing the *Wired* register causes the *Random* register to reset to its upper bound.

The operation of the processor is undefined if a value greater than or equal to the number of TLB entries is written to the *Wired* register.

This register is only valid with a TLB-based MMU cores. It is reserved for a FM based MMU core.




Figure 5.8 Wired and Random Entries in the TLB

Figure 5.9 Wired Register Format



**Table 5.12 Wired Register Field Descriptions** 

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
0	31:5	Must be written as zero; returns zero on reads.	0	0
Wired	4:0	TLB wired boundary.	R/W	0

# 5.2.9 HWREna Register (CP0 Register 7, Select 0)

The *HWREna* register contains a bit mask that determines which hardware registers are accessible via the RDHWR instruction.

Figure 5.10 shows the format of the HWREna Register; Table 5.13 describes the HWREna register fields.

Figure 5.10 HWREna Register Format



Table 5.13 HWREna Register Field Descriptions

Fie	lds			
Name	Bits	Description	Read/Write	Reset State
0	31:30	Must be written with zero; returns zero on read	0	0
0	28:4	Must be written with zero; returns zero on read	0	0
ULR	29	User Local Register. This register provides read access to the coprocessor 0 <i>UserLocal</i> register. In some operating environments, the <i>UserLocal</i> register is a pointer to a thread-specific storage block.	R/W	0
Mask	3:0	Each bit in this field enables access by the RDHWR instruction to a particular hardware register (which may not be an actual register). If bit 'n' in this field is a 1, access is enabled to hardware register 'n'. If bit 'n' of this field is a 0, access is disabled.  See the RDHWR instruction for a list of valid hardware registers.	R/W	0

Privileged software may determine which of the hardware registers are accessible by the RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Exception, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide direct access to the *Count* register, access to that register may be individually disabled and the return value can be virtualized by the operating system.

# 5.2.10 BadVAddr Register (CP0 Register 8, Select 0)

The BadVAddr register is a read-only register that captures the most recent virtual address that caused one of the following exceptions:

- Address error (AdEL or AdES)
- TLB Refill
- TLB Invalid
- TLB Modified

The BadVAddr register does not capture address information for cache or bus errors, because they are not addressing errors.

Figure 5.11 BadVAddr Register Format



Table 5.14 BadVAddr Register Field Description

Field	ds			
Name	Bits	Description	Read/Write	Reset State
BadVAddr	31:0	Bad virtual address.	R	Undefined

# 5.2.11 BadInstr Register (CP0 Register 8, Select 1)

The *BadInstr* register is an optional read-only register that captures the most recent instruction that caused one of the following exceptions:

· Instruction Validity

Coprocessor Unusable, Reserved Instruction

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating-point, Coprocessor 2 exception

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The *Badlnstr* register is provided to allow acceleration of instruction emulation. The *Badlnstr* register is only set by exceptions that are synchronous to an instruction. The *Badlnstr* register is not set by Interrupts or by NMI, Machine check, Bus Error, Cache Error, Watch, or EJTAG exceptions.

When a synchronous exception occurs for which there is no valid instruction word (for example TLB Refill - Instruction Fetch), the value stored in *Badlnstr* is **UNPREDICTABLE**.

Presence of the *BadInstr* register is indicated by the *Config3<sub>BI</sub>* bit. The *BadInstr* register is instantiated per-VPE in an MT ASE processor.

Figure 5.12 shows the proposed format of the BadInstr register; Table 5.15 describes the BadInstr register fields.

Figure 5.12 BadInstr Register Format

31 0
BadInstr

**Table 5.15 BadInstr Register Field Descriptions** 

Field	s		Read /	Reset
Name	Bits	Description	Write	State
BadInstr	31:0	Faulting instruction word. Instruction words smaller than 32 bits are placed in bits 15:0, with bits 31:16 containing zero.	R	Undefined

# 5.2.12 BadInstrP Register (CP0 Register 8, Select 2)

The BadInstrP register is an optional register that is used in conjunction with the BadInstr register. The BadInstrP register contains the prior branch instruction when the faulting instruction is in a branch delay slot.

The BadInstrP register is updated for these exceptions:

Instruction Validity

Coprocessor Unusable, Reserved Instruction

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating-point, Coprocessor 2 exception

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The BadInstrP register is provided to allow acceleration of instruction emulation. The BadInstrP register is only set by exceptions that are synchronous to an instruction. The BadInstrP register is not set by Interrupts or by NMI, Machine check, Bus Error, Cache Error, Watch, or EJTAG exceptions. When a synchronous exception occurs, and the faulting instruction is not in a branch delay slot, then the value stored in BadInstrP is UNPREDICTABLE.

Presence of the *BadInstrP* register is indicated by the *Config3<sub>BP</sub>* bit. The *BadInstrP* register is instantiated per-VPE in an MT ASE processor.

Figure 5.13 shows the proposed format of the BadInstrP register; Table 5.16 describes the BadInstrP register fields.

BadInstrP

Figure 5.13 BadInstrP Register Format

**Table 5.16 BadInstrP Register Field Descriptions** 

Field	s		Read /	Reset
Name	Bits	Description	Write	State
BadInstrP	31:0	Prior branch instruction. Instruction words smaller than 32 bits are placed in bits 15:0, with bits 31:16 containing zero.	R	Undefined

# 5.2.13 Count Register (CP0 Register 9, Select 0)

The *Count* register acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline. The counter increments every other clock if the *DC* bit in the *Cause* register is 0.

The Count register can be written for functional or diagnostic purposes, including at reset or to synchronize processors.

By writing the *CountDM* bit in the *Debug* register, it is possible to control whether the *Count* register continues incrementing while the processor is in debug mode.

Figure 5.14 Count Register Format



**Table 5.17 Count Register Field Description** 

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
Count	31:0	Interval counter.	R/W	Undefined

# 5.2.14 EntryHi Register (CP0 Register 10, Select 0)


The EntryHi register contains the virtual address match information used for TLB read, write, and access operations.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31...13}$  of the virtual address to be written into the VPN2 field of the EntryHi register. An implementation of Release 2 of the Architecture which supports 1KB pages also writes  $VA_{12...11}$  into the VPN2X field of the EntryHi register. A TLBR instruction writes the EntryHi register with the corresponding fields from the selected TLB entry. The ASID field is written by software with the current address space identifier value and is used during the TLB comparison process to determine TLB match.

Because the ASID field is overwritten by a TLBR instruction, software must save and restore the value of ASID around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

The VPNX2 and VPN2 fields of the EntryHi register are not defined after an address error exception and these fields may be modified by hardware during the address error exception sequence. Software writes of the EntryHi register (via MTC0) do not cause the implicit write of address-related fields in the BadVAddr, Context registers.

Figure 5.15 EntryHi Register Format



#### Table 5.18 EntryHi Register Field Descriptions

VPN2	31:13	VA <sub>3113</sub> of the virtual address (virtual page number / 2).	R/W	Undefined
		This field is written by hardware on a TLB exception or		
		on a TLB read, and is written by software before a TLB		
		write.		

VPN2X	12:11	In Release 2 of the Architecture, the $VPN2X$ field is an extension to the $VPN2$ field to support 1KB pages. These bits are not writable by either hardware or software unless $Config3_{SP}=1$ and $PageGrain_{ESP}=1$ . If enabled for write, this field contains $VA_{1211}$ of the virtual address and is written by hardware on a TLB exception or on a TLB read, and is by software before a TLB write. If writes are not enabled, and in implementations of Release 1 of the Architecture, this field must be written with zero and returns zeros on read.	R/W	0
0	10:8	Must be written as zero; returns zero on read.	0	0
ASID	7:0	Address space identifier. This field is written by hardware on a TLB read and by software to establish the current ASID value for TLB write and against which TLB references match each entry's TLB ASID field.	R/W	Undefined

# 5.2.15 Compare Register (CP0 Register 11, Select 0)

The *Compare* register acts in conjunction with the *Count* register to implement a timer and timer interrupt function. The timer interrupt is an output of the cores. The *Compare* register maintains a stable value and does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, the *SI\_TimerInt* pin is asserted. This pin will remain asserted until the *Compare* register is written. The *SI\_TimerInt* pin can be fed back into the core on one of the interrupt pins to generate an interrupt. Traditionally, this has been done by multiplexing it with hardware interrupt 5 to set interrupt bit *IP*(7) in the *Cause* register.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use, however, the *Compare* register is write-only. Writing a value to the *Compare* register, as a side effect, clears the timer interrupt.

Figure 5.16 Compare Register Format



**Table 5.19 Compare Register Field Description** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
Compare	31:0	Interval count compare value.	R/W	Undefined

# 5.2.16 Status Register (CP0 Register 12, Select 0)

The Status register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Fields of this register combine to create operating modes for the processor. Refer to

3.2 "Modes of Operation" on page 53 for a discussion of operating modes, and 4.3 "Interrupts" on page 75 for a discussion of interrupt modes.

**Interrupt Enable**: Interrupts are enabled when all of the following conditions are true:

- *IE* = 1
- EXL = 0
- ERL = 0
- DM = 0

If these conditions are met, then the settings of the *IM* and *IE* bits enable the interrupts.

**Operating Modes**: If the *DM* bit in the *Debug* register is 1, then the processor is in debug mode; otherwise the processor is in either kernel or user mode. The following CPU *Status* register bit settings determine user or kernel mode:

- User mode: UM = 1, EXL = 0, and ERL = 0
- Kernel mode: UM = 0, or EXL = 1, or ERL = 1

Coprocessor Accessibility: The *Status* register *CU* bits control coprocessor accessibility. If any coprocessor is unusable, then an instruction that accesses it generates an exception.

Figure 5.17 shows the format of the Status register; Table 5.20 describes the Status register fields.

# Figure 5.17 Status Register Format



**Table 5.20 Status Register Field Descriptions** 

Field	ds			
Name	Bits	Description	Read/Write	Reset State
CU3	31	Controls access to coprocessor 3. COP3 is not supported. This bit cannot be written and will read as 0.	R	0
CU2	30	Controls access to coprocessor 2. This bit can only be written if coprocessor is attached to the COP2 interface. (C2 bit in Config1 is set). This bit will read as 0 if no coprocessor is present.	R/W	0
CU1	29	Controls access to coprocessor 1. This bit can only be written if the FPU is configured. This bit will read as 0 if the FPU is not present.	R/W	0

**Table 5.20 Status Register Field Descriptions (Continued)** 

Fields					
Name	Bits		Description	Read/Write	Reset State
CU0	28	Controls access t	o coprocessor 0:	R/W	Undefined
		Encoding	Meaning		
		0	Access not allowed		
		1	Access allowed		
			always usable when the processor is run- ode, independent of the state of the CUO		
RP	27		power mode. The state of the <i>RP</i> bit is external core interface as the <i>SI_RP</i> sig-	R/W	0 for Cold Reset only.
FR	26	M14Kc core doe	It to floating-point registers. Because the s not contain a floating-point unit, this bit tes and reads as zero.	R/W	0
RE	25		everse-endian memory references while unning in user mode:	R/W	Undefined
		Encoding	Meaning		
		0	User mode uses configured endianness		
		1	User mode uses reversed endianness		
			Inde nor Kernel Mode nor Supervisor are affected by the state of this bit.		
R	24:23	Reserved. This fi	eld is ignored on writes and reads as 0.	R	0
BEV	22	Controls the loca	tion of exception vectors:	R/W	1
		Encoding	Meaning		
		0	Normal		
		1	Bootstrap		
TS	21	match on multipl TLBWR instruct down condition i exception is also TLB-based MMU FM-based MMU	y write a 0 to this bit to clear it and cannot	R/W	0

**Table 5.20 Status Register Field Descriptions (Continued)** 

Name   Bits   Description   Read/No.	
was due to a Soft Reset:    Encoding   Meaning	Write Reset State
O Not Soft Reset (NMI or Reset)	Reset; 0 other-
Soft Reset	wise
Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.  NMI  19 Indicates that the entry through the reset exception vector was due to an NMI:    Encoding   Meaning     0   Not NMI (Soft Reset or Reset)     1   NMI     Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.    CEE   17   CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.  IM9:IM2   18, Interrupt Mask: Controls the enabling of each of the hard-	
force a 0-1 transition.  19 Indicates that the entry through the reset exception vector was due to an NMI:    Encoding   Meaning     0   Not NMI (Soft Reset or Reset)     1   NMI     Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.    CEE   17   CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.    IM9:IM2   18,   Interrupt Mask: Controls the enabling of each of the hard-	
was due to an NMI:    Encoding   Meaning     0   Not NMI (Soft Reset or Reset)     1   NMI     Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.    CEE   17   CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.    IM9:IM2   18,   Interrupt Mask: Controls the enabling of each of the hard-	
O Not NMI (Soft Reset or Reset)  1 NMI  Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.  CEE 17 CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.  IM9:IM2 18, Interrupt Mask: Controls the enabling of each of the hard-	V 1 for NMI; 0 otherwise
Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.  CEE 17 CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.  IM9:IM2 18, Interrupt Mask: Controls the enabling of each of the hard-	
Software can only write a 0 to this bit to clear it and cannot force a 0-1 transition.  CEE 17 CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.  IM9:IM2 18, Interrupt Mask: Controls the enabling of each of the hard-	
force a 0-1 transition.  CEE 17 CorExtend Enable: Implementation-dependent. If CorExtend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.  IM9:IM2 18, Interrupt Mask: Controls the enabling of each of the hard-	
tend block indicates that this bit should be used, any attempt to execute a CorExtend instruction with this bit cleared will result in a CorExtend Unusable exception. This bit is reserved if CorExtend is not present.  IM9:IM2 18, Interrupt Mask: Controls the enabling of each of the hard-	
	V Undefined
ware interrupts. Refer to 4.3 "Interrupts" on page 75 for a complete discussion of enabled interrupts.	Undefined for IM7:IM2
Encoding Meaning	0 for IM9:IM8
0 Interrupt request disabled	
1 Interrupt request enabled	
In implementations of Release 2 of the Architecture in which EIC interrupt mode is enabled ( <i>Config3</i> <sub>VEIC</sub> = 1), these bits have a different meaning and are interpreted as the <i>IPL</i> field, described below.	
IPL 18, Interrupt Priority Level. R/V 16:10 In implementations of Release 2 of the Architecture in which EIC interrupt mode is enabled (Config3 <sub>VEIC</sub> =1),	Undefined for IPL15:IPL10
this field is the encoded (0:255) value of the current IPL. An interrupt will be signaled only if the requested IPL is higher than this value.	0 for IPL18:IPL17
If EIC interrupt mode is not enabled ( $Config3_{VEIC} = 0$ ), these bits have a different meaning and are interpreted as the $IM7IM2$ bits, described above.	

**Table 5.20 Status Register Field Descriptions (Continued)** 

Fields					
Name	Bits		Description	Read/Write	Reset State
IM1:IM0	9:8	ware interrupts. F	Controls the enabling of each of the soft- Refer to Section 4.3 "Interrupts" for a ion of enabled interrupts.	R/W	Undefined
		Encoding	Meaning		
		0	Interrupt request disabled		
		1	Interrupt request enabled		
		which EIC interru	ns of Release 2 of the Architecture in upt mode is enabled, these bits are writeffect on the interrupt system.		
R	7:5	Reserved. This fie	eld is ignored on writes and reads as 0.	R	0
UM	4	See Section 3.2 "	he base operating mode of the processor. 'Modes of Operation" for a full discussion es. The encoding of this bit is:	R/W	Undefined
		Encoding	Meaning		
		0	Base mode is Kernel Mode		
		1	Base mode is User Mode		
			cessor can also be in kernel mode if <i>ERL</i> gardless of the state of the <i>UM</i> bit.		
R	3	This bit is reserve as zero.	ed. This bit is ignored on writes and reads	R	0
ERL	2	1	by the processor when a Reset, Soft Reset, ror exception are taken.	R/W	1
		Encoding	Meaning		
		0	Normal level		
		1	Error level		
		The ERET inst ErrorEPC inst The lower 2 <sup>29</sup> I and uncached i Management o allows main m cache errors. T FINED if the i	is running in kernel mode lisabled ruction will use the return address held in		

**Table 5.20 Status Register Field Descriptions (Continued)** 

Field	ls				
Name	Bits		Description	Read/Write	Reset State
EXL	1		Set by the processor when any exception Soft Reset, or NMI exceptions is taken.	R/W	Undefined
		Encoding	Meaning		
		0	Normal level		
		1	Exception level		
		Interrupts are d TLB Refill exc instead of the T EPC, Cause Release 2 of the another excepti	is running in Kernel Mode lisabled. eptions use the general exception vector TLB Refill vectors. D and SRSCt/ (implementations of exchitecture only) will not be updated if ion is taken		
IE	0	Interrupt Enable: and hardware inte	Acts as the master enable for software errupts:	R/W	Undefined
		Encoding	Meaning		
		0	Interrupts are disabled		
		1	Interrupts are enabled		
			e Architecture, this bit may be modified DI and EI instructions.		

## 5.2.17 IntCtl Register (CP0 Register 12, Select 1)

The *IntCtl* register controls the expanded interrupt capability added in Release 2 of the Architecture, including vectored interrupts and support for an external interrupt controller. This register does not exist in implementations of Release 1 of the Architecture.

Figure 5.18 shows the format of the *IntCtl* register; Table 5.21 describes the *IntCtl* register fields.

### Figure 5.18 IntCtl Register Format

31	29	28 26	25 23	22	21	20	16	15	14	13	12 10	9	5	4	0	
IPTI	I	IPPCI	IPFDC	PF	ICE	StkDec		Clr EXL	APE	Use KStk	000	1	VS	0		

**Table 5.21 IntCtl Register Field Descriptions** 

Fiel	ds					Reset
Name	Bits		Desc	Read/Write	State	
IPTI	31:29	For Interrupt C modes, this fie Timer Interrup to determine w tial interrupt.	ld specifies of request is a	R	Externally Set	
		Encoding	IP bit	Hardware Interrupt Source		
		2	2	HW0	=	
		3	3	HW1		
		4	4	HW2		
		5	5	HW3		
		6	6	HW4		
		7	7	HW5		
IPPCI	28:26	cate the specific the SI_TimerI The value of the Interrupt Controller for that interrupt Controller for Interrupt Control	Int signal is a nis field is no roller Mode is expected apt mode.		0	
		modes, this fie Performance C allows softwar Cause <sub>PCI</sub> for	Counter Inter e to determi			
		Encoding	IP bit	Hardware Interrupt Source		
		2	2	HW0		
		3	3	HW1		
		4	4	HW2		
		5	5	HW3		
		6	6	HW4		
		7	7	HW5		
		The value of th SI_IPPCI[2:0 cate the specifithe SI_PCInt The value of the Interrupt Contrupt controller for that interrupt	I. This allow ic SI_Int has signal is attantis field is no roller Mode is expected	h		

**Table 5.21 IntCtl Register Field Descriptions (Continued)** 

Fiel	ds						<b>D</b>
Name	Bits	-	Description	on		Read/Write	Reset State
IPFDC	25:23	modes, this field Fast Debug Cha allows software	ompatibility and I specifies the IP nnel Interrupt re to determine what potential interr	R	Preset or Externally Set		
		Encoding	IP bit	Hardware Interrupt Sou			
		2	2	HW0			
		3	3	HW1			
		4	4	HW2			
		5	5	HW3			
		6	6	HW4			
		7	7	HW5			
		Exter- d and ted to					
PF	22	Enables Vector	Prefetching Feat	ure.		RW	0
		Encoding	IV	leaning			
		0	Vector Prefetch	ing disabled.			
		1	Vector Prefetch	ing enabled.			
ICE	21	For IRET instru	ction. Enables Ir	nterrupt Chaining.		RW	0
		Encoding	M	leaning			
		0	Interrupt Chaini	ing disabled			
		1	Interrupt Chaini	ing enabled			
StkDec	20:16		gue feature. This cremented from		RW	0x3	
		Encodi	Decreme Amount i Words				
		0-3	3	12			
		Others	As encode e.g. 0x5 means 5 words	d, 4 * encoded value e.g. 0x5 means 20			
			Words	bytes			

**Table 5.21 IntCtl Register Field Descriptions (Continued)** 

Field	ds				Reset
Name	Bits	1	Description	Read/Write	State
ClrEXL	15	If set, during A	ogue feature and IRET instruction. Auto-Prologue and IRET interrupt chain- ERL/EXL fields are cleared.	RW	0
		Encoding	Meaning		
		0	Fields are not cleared by these operations.		
		1	Fields are cleared by these operations.		
APE	14	Enables Auto-l	Prologue feature.	RW	0
		Encoding	Meaning		
		0	Auto-Prologue disabled		
		1	Auto-Prologue enabled		
UseKStk	13	Chooses which Prologue.	Stack to use during Interrupt Automated	RW	0
		Encoding	Meaning		
		0	Copy \$29 of the Previous SRS to the Current SRS at the beginning of IAP.		
			This is used for Bare-Iron environments with only one stack.		
		1	Use \$29 of the Current SRS at the beginning of IAP. This is used for environments where there are separate User-mode and Kernel mode stacks. In this case, \$29 of the SRS used during IAP must be pre-initialized by software to hold the Kernel mode stack pointer.		
0	12:10	Must be written	n as zero; returns zero on read.	0	0

Table 5.21 IntCtl Register Field Descriptions (Continued)

Fiel	ds				Reset	
Name	Bits		Description		Read/Write	State
VS	9:5	(as denoted by	. If vectored interrup Config3 <sub>VInt</sub> or Conacing between vector	fig3 <sub>VEIC</sub> ), this field	R/W	0
		Encoding	Spacing Between Vectors (hex)	Spacing Between Vectors (decimal)		
		16#00	16#000	0		
		16#01	16#020	32		
		16#02	16#040	64		
		16#04	16#080	128		
		16#08	16#100	256		
		16#10	16#200	512		
		<b>I</b>	s are reserved. The o			
0	4:0	Must be written	0	0		

## 5.2.18 SRSCtl Register (CP0 Register 12, Select 2)

The SRSCtl register controls the operation of GPR shadow sets in the processor. This register does not exist in implementations of the architecture prior to Release 2.

Figure 5.19 shows the format of the SRSCt/ register; Table 5.22 describes the SRSCt/ register fields.

### Figure 5.19 SRSCtl Register Format

31	30	29	26	25 22	21 18	17 16	15 1	2 11 10	9 6	5 4	3	0
0	0		HSS	0 00 00	EICSS	0 00	ESS	0 00	PSS	0 00	CSS	

### **Table 5.22 SRSCtl Register Field Descriptions**

Field	ls			Reset
Name	Bits	Description	Read/Write	State
0	31:30	Must be written as zeros; returns zero on read.	0	0

**Table 5.22 SRSCtl Register Field Descriptions (Continued)** 

Fiel	ds				Reset
Name	Bits		Description	Read/Write	State
HSS	29:26	shadow set nur sor. A value of normal GPRs a	w Set. This field contains the highest mber that is implemented by this proceszero in this field indicates that only the are implemented. s of this field for the M14Kc processor  Meaning	R	Preset
		0	One shadow set (normal GPR set) is present.		
		1	Two shadow sets are present.		
		3	Four shadow sets are present.		
		7	Eight shadow sets are present		
		15	Sixteen shadow sets are present		
		2, 4-6, 8-14	Reserved		
		SRSMap regis	egister, or to any of the fields of the ster. The operation of the processor is if a value larger than the one in this field by of these other fields.		
0	25:22	Must be writte	n as zeros; returns zero on read.	0	0
EICSS	21:18	(EIC interrupt the external intrequest and is a select the currence See Section 4.3	mode shadow set. If $Config3_{VEIC}$ is 1 mode is enabled), this field is loaded from terrupt controller for each interrupt used in place of the $SRSMap$ register to ent shadow set for the interrupt.  3.1 "Interrupt Modes" for a discussion of mode. If $Config3_{VEIC}$ is 0, this field must ero, and returns zero on read.	R	Undefined
0	17:16	Must be writte	n as zeros; returns zero on read.	0	0
ESS	15:12	set to use on er tion other than The operation	dow Set. This field specifies the shadow ntry to Kernel Mode caused by any excepa vectored interrupt. of the processor is <b>UNDEFINED</b> if soft-value into this field that is greater than the SS field.	R/W	0
0	11:10	Must be writte	n as zeros; returns zero on read.	0	0

**Table 5.22 SRSCtl Register Field Descriptions (Continued)** 

Fiel	ds			Reset
Name	Bits	Description	Read/Write	State
PSS	9:6	Previous Shadow Set. If GPR shadow registers are implemented, and with the exclusions noted in the next paragraph, this field is copied from the CSS field when an exception or interrupt occurs. An ERET instruction copies this value back into the CSS field if $Status_{BEV} = 0$ . This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., Reset, Soft Reset, NMI, cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . This field is not updated on an exception that occurs while $Status_{ERL} = 1$ . The operation of the processor is <b>UNDEFINED</b> if software writes a value into this field that is greater than the value in the $HSS$ field.	R/W	0
0	5:4	Must be written as zeros; returns zero on read.	0	0
CSS	3:0	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set. With the exclusions noted in the next paragraph, this field is updated with a new value on any interrupt or exception, and restored from the $PSS$ field on an ERET. Table 5.23 describes the various sources from which the $CSS$ field is updated on an exception or interrupt. This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., Reset, Soft Reset, NMI, cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . Neither is it updated on an ERET with $Status_{ERL} = 1$ or $Status_{BEV} = 1$ . This field is not updated on an exception that occurs while $Status_{ERL} = 1$ . The value of $CSS$ can be changed directly by software only by writing the $PSS$ field and executing an ERET instruction.	R	0

## 5.2.19 SRSMap Register (CP0 Register 12, Select 3)

Table 5.23 Sources for new SRSCtl<sub>CSS</sub> on an Exception or Interrupt

Exception Type	Condition	SRSCtI <sub>CSS</sub> Source	Comment
Exception	All	SRSCtl <sub>ESS</sub>	
Non-Vectored Interrupt	Cause <sub>IV</sub> = 0	SRSCtl <sub>ESS</sub>	Treat as exception
Vectored Interrupt	Cause <sub>IV</sub> = 1 and Config3 <sub>VEIC</sub> = 0 and Config3 <sub>VInt</sub> = 1	SRSMap <sub>VECTNUM</sub>	Source is internal map register. (for VECTNUM see Table 4.3)
Vectored EIC Inter- rupt	Cause <sub>IV</sub> = 1 and Config3 <sub>VEIC</sub> = 1	SRSCtl <sub>EICSS</sub>	Source is external interrupt controller.

The SRSMap register contains 8, 4-bit fields that provide the mapping from a vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt ( $Cause_{IV} = 0$  or  $IntCtl_{VS} = 0$ ). In such cases, the shadow set number comes from  $SRSCtl_{ESS}$ .

If  $SRSCtl_{HSS}$  is zero, the results of a software read or write of this register are **UNPREDICTABLE**.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of  $SRSCtl_{HSS}$ .

The SRSMap register contains the shadow register set numbers for vector numbers 7:0. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Figure 5.20 shows the format of the SRSMap register; Table 5.24 describes the SRSMap register fields.

### Figure 5.20 SRSMap Register Format

31	28	27	24	23	20	19	10	6	15	12	11	8	7	7	4	3	0
	SSV7		SSV6		SSV5		SSV4		SSV3			SSV2		SSV1			SSV0

#### Table 5.24 SRSMap Register Field Descriptions

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
SSV7	31:28	Shadow register set number for Vector Number 7	R/W	0
SSV6	27:24	Shadow register set number for Vector Number 6	R/W	0
SSV5	23:20	Shadow register set number for Vector Number 5	R/W	0
SSV4	19:16	Shadow register set number for Vector Number 4	R/W	0
SSV3	15:12	Shadow register set number for Vector Number 3	R/W	0
SSV2	11:8	Shadow register set number for Vector Number 2	R/W	0
SSV1	7:4	Shadow register set number for Vector Number 1	R/W	0
SSV0	3:0	Shadow register set number for Vector Number 0	R/W	0

### 5.2.20 View\_IPL Register (CP0 Register 12, Select 4)

Figure 5-21 View\_IPL Register Format



Table 5.25 View IPL Register Field Descriptions

Fi	elds		Read /	
Name	Bits	Description	Write	Reset State
IM	9:0	Interrupt Mask. If EIC interrupt mode is not enabled, controls which interrupts are enabled.	R/W	Undefined for IM7:IM2 0 for IM9:IM8
IPL	9:2	Interrupt Priority Level. If EIC interrupt mode is enabled, this field is the encoded value of the current <i>IPL</i> .	R/W	Undefined
0	31:10,1:0	Must be written as zero; returns zero on read.	0	0

This register gives read and write access to the *IM* or *IPL* field that is also available in the *Status* Register. The use of this register allows the Interrupt Mask or the Priority Level to be read/written without extracting/inserting that bit field from/to the *Status* Register.

The *IPL* field might be located in non-contiguous bits within the *Status* Register. All of the *IPL* bits are presented as a contiguous field within this register.

### 5.2.21 SRSMap2 Register (CP0 Register 12, Select 5)

The SRSMap2 register contains 2 4-bit fields that provide the mapping from an vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt ( $Cause_{IV} = 0$  or  $IntCtl_{VS} = 0$ ). In such cases, the shadow set number comes from SRSCtl<sub>ESS</sub>.

If SRSCtl<sub>HSS</sub> is zero, the results of a software read or write of this register are **UNPREDICTABLE**.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of  $SRSCtl_{HSS}$ .

The SRSMap2 register contains the shadow register set numbers for vector numbers 9:8. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Figure 5-22 shows the format of the SRSMap2 register; Table 5.26 describes the SRSMap2 register fields.

#### Figure 5-22 SRSMap Register Format



### Table 5.26 SRSMap Register Field Descriptions


Fields			Read /	Reset
Name	Bits	Description	Write	State
0	31:8	Must be written as zero; returns zero on read.	R	0
SSV9	7:4	Shadow register set number for Vector Number 9	R/W	0
SSV8	3:0	Shadow register set number for Vector Number 8	R/W	0

### 5.2.22 Cause Register (CP0 Register 13, Select 0)

The Cause register primarily describes the cause of the most recent exception. In addition, fields also control software interrupt requests and the vector through which interrupts are dispatched. With the exception of the IP1..0, DC, IV, and WP fields, all fields in the Cause register are read-only. Release 2 of the Architecture added optional support for an External Interrupt Controller (EIC) interrupt mode, in which IP7..2 are interpreted as the Requested Interrupt Priority Level (RIPL).

Figure 5.23 shows the format of the Cause register; Table 5.27 describes the Cause register fields.

#### Figure 5.23 Cause Register Format



**Table 5.27 Cause Register Field Descriptions** 

Fiel	ds				
Name	Bits		Description	Read/Write	Reset State
BD	31	Indicates wheth branch delay sle	ner the last exception taken occurred in a ot:	R	Undefined
		Encoding	Meaning		
		0	Not in delay slot		
		1	In delay slot		
		The processor twhen the excep	updates <i>BD</i> only if <i>Status<sub>EXL</sub></i> was zero tion occurred.		

**Table 5.27 Cause Register Field Descriptions (Continued)** 

Name	Fiel	ds				
rupt is pending (analogous to the IP bits for other interrupt types):    Encoding	Name	Bits		Description	Read/Write	Reset State
O No timer interrupt is pending	TI	30	rupt is pending		R	Undefined
Timer interrupt is pending  The state of the Tl bit is available on the external core interface as the Sl_TimerInt signal  CE 29:28 Coprocessor unit number referenced when a Coprocessor Unusable exception is taken. This field is loaded by hardware on every exception, but is UNPREDICT-ABLE for all exceptions except for Coprocessor Unusable.  DC 27 Disable Count register. In some power-sensitive applications, the Count register is not used and is the source of meaningful power dissipation. This bit allows the Count register to be stopped in such situations.    Encoding   Meaning			Encoding	Meaning		
The state of the TI bit is available on the external core interface as the SI_TimerInt signal  CE 29:28 Coprocessor unit number referenced when a Coprocessor Unusable exception is taken. This field is loaded by hardware on every exception, but is UNPREDICT-ABLE for all exceptions except for Coprocessor Unusable.  DC 27 Disable Count register. In some power-sensitive applications, the Count register in to used and is the source of meaningful power dissipation. This bit allows the Count register to be stopped in such situations.  Encoding Meaning  0 Enable counting of Count register  1 Disable counting of Count register  PCI 26 Performance Counter Interrupt. In an implementation of Release 2 of the Architecture, this bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt types):  Encoding Meaning  0 No timer interrupt is pending  1 Timer interrupt is pending  2 Timer interrupt is pending  3 Timer interrupt is pending  4 Timer interrupt is pending  1 Timer interrupt is pending  2 Timer interrupt is pending  3 Timer interrupt is pending  4 Timer inte			0	No timer interrupt is pending		
Interface as the SI_TimerInt signal   CE   29:28   Coprocessor unit number referenced when a Coprocessor Unusable exception is taken. This field is loaded by hardware on every exception, but is UNPREDICT-ABLE for all exceptions except for Coprocessor Unusable.   DC   Disable Count register. In some power-sensitive applications, the Count register is not used and is the source of meaningful power dissipation. This bit allows the Count register to be stopped in such situations.   Encoding   Meaning   0   Enable counting of Count register   1   Disable counting of Count register   1   Disable counting of Count register   PCI   26   Performance Counter Interrupt. In an implementation of Release 2 of the Architecture, this bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt types):    Encoding   Meaning			1	Timer interrupt is pending		
sor Unusable exception is taken. This field is loaded by hardware on every exception, but is UNPREDICT- ABLE for all exceptions except for Coprocessor Unusable.  DC 27 Disable Count register. In some power-sensitive applications, the Count register is not used and is the source of meaningful power dissipation. This bit allows the Count register to be stopped in such situations.    Encoding   Meaning						
cations, the Count register is not used and is the source of meaningful power dissipation. This bit allows the Count register to be stopped in such situations.    Encoding	СЕ	29:28	sor Unusable enhardware on ev  ABLE for all e	exception is taken. This field is loaded by very exception, but is <b>UNPREDICT-</b>	R	Undefined
PCI 26 Performance Counter Interrupt. In an implementation of Release 2 of the Architecture, this bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt is pending (analogous to the IP bits for other interrupt is pending 1 Timer interrupt is pending 1 Timer interrupt is pending 1 The state of the PCI bit is available on the external M14Kc interface as the SI_PCInt signal.  IC 25 Indicates if Interrupt Chaining occurred on the last IRET instruction.    Encoding   Meaning   Meaning	DC	27	cations, the Co	ount register is not used and is the source power dissipation. This bit allows the	R/W	0
PCI 26 Performance Counter Interrupt. In an implementation of Release 2 of the Architecture, this bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt types):    Encoding   Meaning			Encoding	Meaning		
PCI 26 Performance Counter Interrupt. In an implementation of Release 2 of the Architecture, this bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt types):    Encoding   Meaning     0   No timer interrupt is pending     1   Timer interrupt is pending     The state of the PCI bit is available on the external M14Kc interface as the SI_PCInt signal.  IC 25   Indicates if Interrupt Chaining occurred on the last IRET instruction.    Encoding   Meaning     0   Interrupt Chaining did not happen on last IRET     1   Interrupt Chaining occurred during			0	Enable counting of Count register		
Release 2 of the Architecture, this bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt types):    Encoding			1	Disable counting of Count register		
0 No timer interrupt is pending 1 Timer interrupt is pending The state of the PCI bit is available on the external M14Kc interface as the SI_PCInt signal.  IC 25 Indicates if Interrupt Chaining occurred on the last IRET instruction.  Encoding Meaning  0 Interrupt Chaining did not happen on last IRET 1 Interrupt Chaining occurred during	PCI	26	Release 2 of the performance co	e Architecture, this bit denotes whether a bunter interrupt is pending (analogous to	R	0
1 Timer interrupt is pending The state of the PCI bit is available on the external M14Kc interface as the SI_PCInt signal.  IC 25 Indicates if Interrupt Chaining occurred on the last IRET instruction.  Encoding Meaning  0 Interrupt Chaining did not happen on last IRET 1 Interrupt Chaining occurred during			Encoding	Meaning		
The state of the <i>PCI</i> bit is available on the external M14Kc interface as the <i>SI_PCInt</i> signal.  IC 25 Indicates if Interrupt Chaining occurred on the last IRET instruction.  Encoding Meaning  0 Interrupt Chaining did not happen on last IRET  1 Interrupt Chaining occurred during			0	1 1 -		
IC 25 Indicates if Interrupt Chaining occurred on the last IRET instruction.    Encoding   Meaning						
instruction.    Encoding   Meaning						
0 Interrupt Chaining did not happen on last IRET 1 Interrupt Chaining occurred during	IC	25		errupt Chaining occurred on the last IRET	R	Undefined
last IRET  1 Interrupt Chaining occurred during			Encoding	Meaning		
			0			
			1			

**Table 5.27 Cause Register Field Descriptions (Continued)** 

Field	Fields				
Name	Bits	1	Description	Read/Write	Reset State
AP	24	Indicates wheth rupt Auto-Prolo	ner an exception occurred during Inter- ogue.	R	Undefined
		Encoding	Meaning		
		0	Exception did not occur during Auto-Prologue operation.		
		1	Exception occurred during Auto-Prologue operation.		
IV	23		ner an interrupt exception uses the gen- vector or a special interrupt vector:	R/W	Undefined
		Encoding	Meaning		
		0	Use the general exception vector (16#180)		
		1	Use the special interrupt vector (16#200)		
		_	ions of Release 2 of the architecture, if		
			1 and $Status_{BEV}$ is 0, the special interesents the base of the vectored interrupt		
		table.			
WP	22		watch exception was deferred because Status <sub>ERL</sub> had a value of 1 at the time the	R/W	Undefined
			n was detected. This bit indicates that the		
			n was deferred, and it causes the excep-		
			ted when Status <sub>EXL</sub> and Status <sub>ERL</sub> are uch, software must clear this bit as part of		
			otion handler to prevent a watch excep-		
		tion loop.			
			d not write a 1 to this bit when its value is ng a 0-to-1 transition. If such a transition		
			ftware, it is UNPREDICTABLE		
			are ignores the write, accepts the write		
			Sects, or accepts the write and initiates a n when Status <sub>EXL</sub> and Status <sub>ERL</sub> are		
		both zero.	when diatasext and diatasert are		
FDCI	21		annel Interrupt. This bit denotes whether	R	Undefined
			t is pending (analogous to the <i>IP</i> bits for		
		Encoding	Meaning		
		0	No Fast Debug Channel interrupt is pending		
		1	Fast Debug Channel interrupt is pending		

**Table 5.27 Cause Register Field Descriptions (Continued)** 

Fie	lds						
Name	Bits	1		Description		Read/Write	Reset State
IP9:IP2	17:10	Indicates a	n interrupt	is pending:		R	Undefined
		Bit	Nam	e Meaning	]		for IP7:IP2
		17	IP9	Hardware Interrupt 7			0 for IP9:IP8
		16	IP8	Hardware Interrupt 6			
		15	IP7	Hardware interrupt 5			
		14	IP6	Hardware interrupt 4			
		13	IP5	Hardware interrupt 3			
		12	IP4	Hardware interrupt 2			
		11	IP3	Hardware interrupt 1			
		10	IP2	Hardware interrupt 0			
		in an imple interrupt 5 In impleme which EIC = 0), timer bined in ar hardware i (Config3 <sub>V</sub>	ementation or interrupt in and perform implementations. If the control of the con	re counter interrupts are con- dependent way with hardw of Release 2 of the Architect mode is not enabled ( <i>Config</i> mance counter interrupts are attation-dependent way with a FEIC interrupt mode is enabled best bits have a different mean of the <i>RIPL</i> field, described by	are  ure in  JavelC  e com- any led eaning,		
RIPL	17:10	In implement which EIC 1), this field requested interrupt is If EIC interthese bits has the IP7.	entations of interrupt of d is the enterrupt. As requested rrupt modernave a different library bits, of the control of the con	e is not enabled ( <i>Config3</i> <sub>VE</sub> ) erent meaning and are interp described above.	E/C = 0, t no $E/C = 0,$	R	Undefined for bits 15:10  0 for bits 17:10
IP1:IP0	9:8	Controls th	ne request :	for software interrupts:		R/W	Undefined
		Bit	Name	Meaning			
		9	IP1	Request software interrupt	l		
		8	IP0	Request software interrupt (	)		
		ler for prio	ritization i ources. The	ed to an external interrupt connected in EIC interrupt mode with constant of these bits is availal reface as the SI_SWInt[1:0]	other ole on		
ExcCode	6:2	Exception	code - see	Table 5.28		R	Undefined
0	20:18, 7, 1:0	Must be w	ritten as ze	ero; returns zero on read.		0	0


Table 5.28 Cause Register ExcCode Field

Exception	Code Value		
Decimal	Hexadecimal	Mnemonic	Description
0	16#00	Int	Interrupt
1	16#01	MOD	TLB modified exception
2	16#02	TLBL	TLB exception (load or instruction fetch)
3	16#03	TLBS	TLB exception (store)
4	16#04	AdEL	Address error exception (load or instruction fetch)
5	16#05	AdES	Address error exception (store)
6	16#06	IBE	Bus error exception (instruction fetch)
7	16#07	DBE	Bus error exception (data reference: load or store)
8	16#08	Sys	Syscall exception
9	16#09	Вр	Breakpoint exception
10	16#0a	RI	Reserved instruction exception
11	16#0b	CpU	Coprocessor Unusable exception
12	16#0c	Ov	Arithmetic Overflow exception
13	16#0d	Tr	Trap exception
14-15	16#0e-16#0f	-	Reserved
16	16#10	IS1	Implementation-Specific Exception 1 (COP2)
17	16#11	CEU	CorExtend Unusable
18	16#12	C2E	Coprocessor 2 exceptions
19	16#13	TLBRI	TLB Read-Inhibit
20	16#14	TLBXI	TLB Execute-Inhibit
21-22	16#15-16#16	-	Reserved
23	16#17	WATCH	Reference to WatchHi/WatchLo address
24	16#18	MCheck	Machine check
25-29	16#19-16#1d	-	Reserved
30	16#1e	Parity Error	Parity error. In normal mode, a parity error exception has a dedicated vector and the <i>Cause</i> register is not updated. If a parity error occurs while in Debug Mode, this code is written to the <i>Debug<sub>DExcCode</sub></i> field to indicate that re-entry to Debug Mode was caused by a parity error.
31	16#1f	-	Reserved

## 5.2.23 View\_RIPL Register (CP0 Register 13, Select 4)

This register gives read access to the *IP* or *RIPL* field that is also available in the *Cause* Register. The use of this register allows the Interrupt Pending or the Requested Priority Level to be read without extracting that bit field from the *Cause* Register.

#### Figure 5-24 View\_RIPL Register Format



### Table 5.29 View\_RIPL Register Field Descriptions

Fie	lds			
Name	Bits	Description	Read / Write	Reset State
0	31:10	Must be written as zero; returns zero on read.	0	0
IP9:IP2	9:2	HW Interrupt Pending. If EIC interrupt mode is not enabled, indicates which HW interrupts are pending.	R	Undefined for IP7:IP2  0 for IP9:IP8
RIPL	9:2	Interrupt Priority Level.  If EIC interrupt mode is enabled, this field indicates the Requested Priority Level of the pending interrupt.	R	Undefined
IP1:IP0	1:0	SW Interrupt Pending. If EIC interrupt mode is not enabled, controls which SW interrupts are pending.	R/W	Undefined

## 5.2.24 NestedExc (CP0 Register 13, Select 5)

The Nested Exception (NestedExc) register is an optional read-only register containing the values of Status<sub>EXL</sub> and Status<sub>ERL</sub> prior to acceptance of the current exception.

This register is part of the Nested Fault feature. The existence of the register can be determined by reading the *Config5*<sub>NFExists</sub> bit.

Figure 5-25 shows the format of the NestedExc register; Table 5.30 describes the NestedExc register fields.

### Figure 5-25 NestedExc Register Format



Table 5.30 NestedExc Register Field Descriptions

Fiel	ds		Read /	Reset
Name	Bits	Description	Write	State
0	31:3	Reserved, read as 0.	R0	0
ERL	2	Value of Status <sub>ERL</sub> prior to acceptance of current exception.  Updated by all exceptions that would set either Status <sub>EXL</sub> or Status <sub>ERL</sub> . Not updated by Debug exceptions.	R	Undefined
EXL	1	Value of <i>Status</i> <sub>EXL</sub> prior to acceptance of current exception.  Updated by exceptions which would update EPC if <i>Status</i> <sub>EXL</sub> is not set (MCheck, Interrupt, Address Error, all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, FPU, etc.). For these exception types, this register field is updated regardless of the value of <i>Status</i> <sub>EXL</sub> .  Not updated by exception types which update <i>ErrorEPC</i> - (Reset, Soft Reset, NMI, Cache Error). Not updated by Debug exceptions.	R	Undefined
0	0	Reserved, read as 0.	R0	0

## 5.2.25 Exception Program Counter (CP0 Register 14, Select 0)

The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. All bits of the EPC register are significant and must be writable.

For synchronous (precise) exceptions, the EPC contains one of the following:

- The virtual address of the instruction that was the direct cause of the exception
- The virtual address of the immediately preceding branch or jump instruction, when the exception-causing instruction is in a branch delay slot, and the *Branch Delay* bit in the *Cause* register is set.

On new exceptions, the processor does not write to the *EPC* register when the *EXL* bit in the *Status* register is set; however, the register can still be written via the MTC0 instruction.

In processors that implement microMIPS, a read of the EPC register (via MFC0) returns the following value in the destination GPR:

```
\texttt{GPR[rt]} \leftarrow \texttt{ExceptionPC}_{31..1} \mid \mid \texttt{ISAMode}_0
```


That is, the upper 31 bits of the exception PC are combined with the lower bit of the *ISAMode* field and written to the GPR.

Similarly, a write to the *EPC* register (via MTC0) takes the value from the GPR and distributes that value to the exception PC and the *ISAMode* field, as follows:

```
ExceptionPC \leftarrow GPR[rt]<sub>31..1</sub> || 0
ISAMode \leftarrow 2#0 || GPR[rt]<sub>0</sub>
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the exception PC, and the lower bit of the exception PC is cleared. The upper bit of the *ISAMode* field is cleared, and the lower bit is loaded from the lower bit of the GPR.

Figure 5.26 EPC Register Format



**Table 5.31 EPC Register Field Description** 

Fields				
Name Bit(s)		Description	Read/Write	Reset State
EPC	31:0	Exception Program Counter.	R/W	Undefined

### 5.2.26 NestedEPC (CP0 Register 14, Select 2)

The Nested Exception Program Counter (NestedEPC) is an optional read/write register with the same behavior as the EPC register, except that:

- The NestedEPC register ignores the value of Status<sub>EXL</sub> and is therefore updated on the occurrence of any exception, including nested exceptions.
- The NestedEPC register is not used by the ERET/DERET/IRET instructions. To return to the address stored in NestedEPC, software must copy the value of the NestedEPC register to the EPC register.

This register is part of the Nested Fault feature. The existence of the register can be determined by reading the *Config5NFExists* bit.

Figure 5-25 shows the format of the NestedEPC register; Table 5.30 describes the NestedEPC register fields.

Figure 5-27 NestedEPC Register Format




Table 5.32 NestedEPC Register Field Descriptions

Fields			Read /	Reset
Name	Bits	Description	Write	State
NestedEPC	31:0	Nested Exception Program Counter  Updated by exceptions which would update EPC if Status <sub>EXL</sub> is not set (MCheck, Interrupt, Address Error, all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, FPU, etc.). For these exception types, this register field is updated regardless of the value of Status <sub>EXL</sub> .  Not updated by exception types which update ErrorEPC i.e., Reset, Soft Reset, NMI, and Cache Error.	R/W	Undefined
		Not updated by Debug exceptions.		

## 5.2.27 Processor Identification (CP0 Register 15, Select 0)

The *Processor Identification* (*PRId*) register is a 32-bit, read-only register that contains information identifying the manufacturer, manufacturer options, processor identification, and revision level of the processor.

Figure 5.28 PRId Register Format



**Table 5.33 PRId Register Field Descriptions** 

Field	ls			
Name	Bit(s)	Description	Read/Write	Reset State
Company Opt	31:24	Company Option. Whatever name is specified by the SoC builder who synthesizes the M14Kc core; refer to your SoC manual. This field should be preset by the config GUI with a number between 0x00 and 0x7F; higher values (0x80-0xFF) are reserved by MIPS Technologies.	R	Preset
Company ID	23:16	Company Identifier. Identifies the company that designed or manufactured the processor. In the M14Kc this field contains a value of 1 to indicate MIPS Technologies, Inc.	R	1
		Processor Identifier. Identifies the type of processor. This field allows software to distinguish between the various types of MIPS Technologies processors.	R	0x9C

**Table 5.33 PRId Register Field Descriptions (Continued)** 

Field	ds							
Name	Bit(s)			Description		Read/Write	Reset State	
Revision	7:0	processo	or. This fie different	n. Specifies the revision defined allows software to revisions of the same the following three s	distingu processo	ish or type.	R	Preset
		Bits	Name	Meaning	Read/ Write			
		7:5	Major Revision	This number is increased on major revisions of the processor core.	R	Preset		
		4:2	Minor Revision	This number is increased on each incremental revi- sion of the proces- sor and reset on each new major revision.	R	Preset		
		1:0	Patch Level	If a patch is made to modify an older revision of the pro- cessor, this field is incremented.	R	Preset		

## 5.2.28 EBase Register (CP0 Register 15, Select 1)

The *EBase* register is a read/write register containing the base address of the exception vectors used when *Status*<sub>BEV</sub> equals 0, and a read-only CPU number value that may be used by software to distinguish different processors in a multiprocessor system.

The *EBase* register provides the ability for software to identify the specific processor within a multiprocessor system, and allows the exception vectors for each processor to be different, especially in systems composed of heterogeneous processors. Bits 31:12 of the *EBase* register are concatenated with zeros to form the base of the exception vectors when  $Status_{BEV}$  is 0. The exception vector base address comes from the fixed defaults (see Section 4.5 "Exception Vector Locations") when  $Status_{BEV}$  is 1, or for any EJTAG Debug exception. The reset state of bits 31:12 of the *EBase* register initialize the exception base register to 16#8000.0000, providing backward compatibility with Release 1 implementations.

Bits 31:30 of the *EBase* Register are fixed with the value 2#10 to force the exception base address to be in the kseg0 or kseg1 unmapped virtual address segments.

If the value of the exception base register is to be changed, this must be done with  $Status_{BEV}$  equal 1. The operation of the processor is **UNDEFINED** if the Exception Base field is written with a different value when  $Status_{BEV}$  is 0.

Combining bits 31:12 with the *Exception Base* field allows the base address of the exception vectors to be placed at any 4KByte page boundary. If vectored interrupts are used, a vector offset greater than 4KBytes can be generated. In

this case, bit 12 of the *Exception Base* field must be zero. The operation of the processor is **UNDEFINED** if software writes bit 12 of the *Exception Base* field with a 1 and enables the use of a vectored interrupt whose offset is greater than 4KBytes from the exception base address.

Figure 5.29 shows the format of the EBase Register; Table 5.34 describes the EBase register fields.

#### Figure 5.29 EBase Register Format



### **Table 5.34 EBase Register Field Descriptions**

Fields				
Name	Bits	Description	Read/Write	Reset State
1	31	This bit is ignored on writes and returns one on reads.	R	1
0	30	This bit is ignored on writes and returns zero on reads.	R	0
Exception Base	29:12	In conjunction with bits 31:30, this field specifies the base address of the exception vectors when <i>Status</i> <sub>BEV</sub> is zero.	R/W	0
0	11:10	Must be written as zero; returns zero on reads.	0	0
CPUNum	9:0	This field specifies the number of the CPU in a multiprocessor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by the <i>SI_CPUNum[9:0]</i> static input pins to the core. In a single processor system, this value should be set to zero.	R	Externally Set

### 5.2.29 CDMMBase Register (CP0 Register 15, Select 2)

The 36-bit physical base address for the Common Device Memory Map facility is defined by this register. This register only exists if *Config3<sub>CDMM</sub>* is set to one.

Figure 5.30 shows the format of the CDMMBase register, and Table 5.35 describes the register fields.

#### Figure 5.30 CDMMBase Register Format



### **Table 5.35 CDMMBase Register Field Descriptions**

Fie	lds			
Name Bits		Description	Read/Write	Reset State
CDMM_UP PER_ADDR	31:11	Bits 35:15 of the base physical address of the memory mapped registers.  The number of implemented physical address bits is implementation-specific. For the unimplemented address bits, writes are ignored and reads return zero.	R/W	Undefined

**Table 5.35 CDMMBase Register Field Descriptions** 

Fie	lds				
Name	Bits		Description	Read/Write	Reset State
EN	10	region access reg	MM region. red, memory requests to this address gular system memory. If this bit is nests to this region access the	R/W	0
			Meaning CDMM Region is disabled. CDMM Region is enabled.		
CI	9	Register Block o	dicates that the first 64-byte Device f the CDMM is reserved for addinat manage CDMM region behavior evice registers.	R	0
CDMMSize	8:0		ents the number of 64-byte Device instantiated in the core.	R	Preset
		Encoding	Meaning		
		0	1 DRB		
		1	2 DRBs		
		2	3 DRBs		
		511	512 DRBs		

## 5.2.30 Config Register (CP0 Register 16, Select 0)

The *Config* register specifies various configuration and capabilities information. Most of the fields in the *Config* register are initialized by hardware during the Reset exception process, or are constant. The *K0*, *KU*, and *K23* fields must be initialized by software in the Reset exception handler, if the reset value is not desired.

Figure 5.31 shows the format of the Config Register Format - Select 0, and Table 5.36 describes the register fields.

### Figure 5.31 Config Register Format — Select 0

31	30 28	8 27	25	24	23	22	21	20	19	18	17	16	15	14	13	12	10	9	7	6		3	2	0
M	K23	KI	IJ	ISP	DSP	UDI	SB	MDU	WC	M	М	ВМ	BE	A	Т	A	R	1	MT		0		ŀ	ζ0

**Table 5.36 Config Register Field Descriptions** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
M	31	This bit is hardwired to '1' to indicate the presence of the Config1 register.	R	1

**Table 5.36 Config Register Field Descriptions (Continued)** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
K23	30:28	This field controls the cacheability of the kseg2 and kseg3 address segments in FM implementations. This field is valid in the FM-based MMU processors and is reserved in the TLB-based MMU processors.  Refer to Table 5.37 for the field encoding.	FM: R/W TLB: R	FM: 010 TLB: 000
KU	27:25	This field controls the cacheability of the kuseg and useg address segments in FM implementations. This field is valid in the FM-based MMU processors and is reserved in the TLB-based MMU processors.  Refer to Table 5.37 for the field encoding.	FM: R/W TLB: R	FM: 010 TLB: 000
ISP	24	Indicates whether Instruction ScratchPad RAM is present. Set by the <i>ISP_Present</i> static input pin, if scratchpad was enabled when the core was built.  0 = No Instruction ScratchPad is present  1 = Instruction ScratchPad is present	R	Externally Set
DSP	23	Indicates whether Data ScratchPad RAM is present. Set by the <i>DSP_Present</i> static input pin, if scratchpad was enabled when the core was built.  0 = No Data ScratchPad is present  1 = Data ScratchPad is present	R	Externally Set
UDI	This bit indicates that CorExtend User Defined Instructions have been implemented.  0 = No User Defined Instructions are implemented  1 = User Defined Instructions are implemented		R	Preset
SB	21	Indicates whether SimpleBE bus mode is enabled. This bit is hardwired to "1" to indicate only simple byte enables allowed on bus interface.	R	1
MDU	20	This bit indicates the type of Multiply/Divide Unit present.  0 = Fast, high-performance MDU  1 = Iterative, area-efficient MDU	R	Preset
WC	19	Reserved diagnostic bit. Please refer to MD00213 "Cache Configuration Application Note".	0	0
MM	18:17	This bit indicates whether merging is enabled in the 32 byte collapsing write buffer. Set via <i>SI_MergeMode[1:0]</i> input pins:  00 = No Merging 10 = Merging allowed x1 = Reserved	R	Externally Set
BM	16	This bit is hardwired to "0" to indicate burst order is sequential.	R	0
BE	15	Indicates the endian mode in which the processor is running. Set via <i>SI_Endian</i> input pin.  0: Little endian  1: Big endian	R	Externally Set
AT	14:13	Architecture type implemented by the processor. This field is always 00 to indicate the MIPS32 architecture.	R	00

**Table 5.36 Config Register Field Descriptions (Continued)** 

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
AR	12:10	Architecture revision level. This field is always 001 to indicate MIPS32 Release 2.  0: Release 1  1: Release 2  2-7: Reserved	R	001
MT	9:7	MMU Type: 1: Standard TLB 3: Fixed Mapping 0,2, 4-7: Reserved	R	Preset
0	6:3	Must be written as zeros; returns zeros on reads.	0	0
K0	2:0	Kseg0 coherency algorithm. Refer to Table 5.37 for the field encoding.	R/W	010

**Table 5.37 Cache Coherency Attributes** 

C(2:0) Value	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Cacheable, noncoherent, write-through, write allocate
3*, 4, 5, 6	Cacheable, noncoherent, write-back, write allocate
2*, 7	Uncached

<sup>\*</sup> These two values are required by the MIPS32 architecture. In the M14Kc processor core, only values 0, 1, 2 and 3 are used. For example, values 4, 5 and 6 are not used and are mapped to 3. The value 7 is not used and is mapped to 2. Note that these values do have meaning in other MIPS Technologies processor implementations. Refer to the MIPS32 specification for more information.

## 5.2.31 Config1 Register (CP0 Register 16, Select 1)

The *Config1* register is an adjunct to the *Config* register and encodes additional information about capabilities present on the core. All fields in the *Config1* register are read-only.

The instruction and data cache configuration parameters include encodings for the number of sets per way, the line size, and the associativity. The total cache size for a cache is therefore:

Associativity \* Line Size \* Sets Per Way

If the line size is zero, there is no cache implemented.

Figure 5.32 Config1 Register Format — Select 1

31	30	25	24 22	21 19	18	16	15 1	3	12 10	9 7	6	5	4	3	2	1	0
M	MMU Size		IS	IL		IA	DS		DL	DA	C2	MD	PC	WR	CA	EP	FP

Table 5.38 Config1 Register Field Descriptions — Select 1

Fields Name Bit(s)				
Name	Bit(s)	Description	Read/Write	Reset State
М	31	This bit is hardwired to '1' to indicate the presence of the Config2 register.	R	1
MMU Size	30:25	This field contains the number of entries in the TLB minus one. The field is read as 15 or 31 decimal in the M14Kcc core. The field is read as 0 decimal in the FM-based MMU core, because no TLB is present.	R	Preset
IS	24:22	This field contains the number of instruction cache sets per way. Five options are available in the M14Kc core. All others values are reserved:  0x0: 64  0x1: 128  0x2: 256  0x3: 512  0x4: 1024  0x5 - 0x7: Reserved	R	Preset
IL	21:19	This field contains the instruction cache line size. If an instruction cache is present, it must contain a fixed line size of 16 bytes.  0x0: No I-Cache present  0x3: 16 bytes  0x1, 0x2, 0x4 - 0x7: Reserved	R	Preset
IA	18:16	This field contains the level of instruction cache associativity.  0x0: Direct mapped 0x1: 2-way 0x2: 3-way 0x3: 4-way 0x4 - 0x7: Reserved	R	Preset
DS	15:13	This field contains the number of data cache sets per way. 0x0: 64 0x1: 128 0x2: 256 0x3: 512 0x4: 1024 0x5 - 0x7: Reserved	R	Preset
DL	12:10	This field contains the data cache line size. If a data cache is present, then it must contain a line size of 16 bytes. 0x0: No D-Cache present 0x3: 16 bytes 0x1, 0x2, 0x4 - 0x7: Reserved	R	Preset
DA	9:7	This field contains the type of set associativity for the data cache.  0x0: Direct mapped 0x1: 2-way 0x2: 3-way 0x3: 4-way 0x4 - 0x7: Reserved	R	Preset

Table 5.38 Config1 Register Field Descriptions — Select 1 (Continued)

Fie	lds			
Name	Bit(s)	Description	Read/Write	Reset State
C2	6	Coprocessor 2 present.  0: No coprocessor is attached to the COP2 interface  1: A coprocessor is attached to the COP2 interface  If the Cop2 interface logic is not implemented, this bit will read 0.	R	Preset
MD	5	MDMX implemented. This bit always reads as 0 because MDMX is not supported.	R	0
PC	4	Performance Counter registers implemented. 0: No Performance Counter registers are implemented 1: Performance Counter registers are implemented	R	Preset
WR	3	Watch registers implemented. 0: No Watch registers are implemented 1: One or more Watch registers are implemented	R	Preset
CA	2	Code compression (MIPS16e) implemented. 0: MIPS16e is not implemented 1: MIPS16e is implemented	R	0
EP	1	EJTAG present: This bit is always set to indicate that the core implements EJTAG.	R	1
FP	0	FPU implemented. 0: No FPU 1: FPU is implemented	R	0

## 5.2.32 Config2 Register (CP0 Register 16, Select 2)

The *Config2* register is an adjunct to the *Config* register and is reserved to encode additional capabilities information. *Config2* is allocated for showing the configuration of level 2/3 caches. These fields are reset to 0 because L2/L3 caches are not supported by the M14Kc core. All fields in the *Config2* register are read-only.

Figure 5.33 Config2 Register Format — Select 2




Table 5.39 Config2 Register Field Descriptions — Select 1

Fiel	lds			
Name	Bit(s)	Description	Read/Write	Reset State
M	31	This bit is hardwired to '1' to indicate the presence of the <i>Config3</i> register.	R	1
0	30:0	These bits are reserved.	R	0

## 5.2.33 Config3 Register (CP0 Register 16, Select 3)

The Config3 register encodes additional capabilities. All fields in the Config3 register are read-only.

Figure 5-34 shows the format of the Config3 register; Table 5.40 describes the Config3 register fields.

### Figure 5-34 Config3 Register Format

31	30	23	22	21	20 18	17	16	15	14	13	12	11	9	8	7	6	5	4	3	2	1	0	
M	000000000		IPI	LW	MMAR	MCU	ISA On Exc	IS	SA	ULRI	RXI	(	)	ITL	LPA	V E I C	V I n t	SP	CD M M	0	SM	TL	

## **Table 5.40 Config3 Register Field Descriptions**

	ields				
Name	Bits	-	Description	Read/Write	Reset State
M	31	This bit is reserved	to indicate that a Config4 register is presen	it. R	1
0	30:23,11:9,2	Must be written as	zeros; returns zeros on read.	0	0
IPLW	22:21	Width of the Statu	s <sub>IPL</sub> and Cause <sub>RIPL</sub> fields:	R	1
		Encoding	Meaning		
		0	IPL and RIPL fields are 6-bits in width.		
		1	IPL and RIPL fields are 8-bits in width.		
		Others	Reserved.		
			gnificant bit and second most significant bit,	,	
		respectively, of that  If the <i>RIPL</i> field is	t field.  8-bits in width, bits 17 and 16 of <i>Cause</i> a gnificant bit and second most significant bit,	re	
MMAR	20:18	respectively, of that If the RIPL field is used as the most signespectively, of that	t field.  8-bits in width, bits 17 and 16 of <i>Cause</i> a gnificant bit and second most significant bit,	re	0
MMAR	20:18	respectively, of that If the RIPL field is used as the most signespectively, of that	t field.  8-bits in width, bits 17 and 16 of Cause a gnificant bit and second most significant bit, t field.	re	0
MMAR	20:18	If the RIPL field is used as the most sign respectively, of that microMIPS Archite	t field.  8-bits in width, bits 17 and 16 of Cause a gnificant bit and second most significant bit, t field.  ecture revision level:	re	0
MMAR	20:18	If the RIPL field is used as the most signespectively, of that microMIPS Archite	t field.  8-bits in width, bits 17 and 16 of Cause a gnificant bit and second most significant bit, t field.  ecture revision level:  Meaning	re	0
MMAR MCU	20:18	respectively, of that If the RIPL field is used as the most sig respectively, of that microMIPS Archite  Encoding  0	8-bits in width, bits 17 and 16 of Cause a gnificant bit and second most significant bit, t field.  ecture revision level:  Meaning  Release 1  Reserved	re	0
		respectively, of that  If the RIPL field is used as the most signespectively, of that microMIPS Archite  Encoding  0  1-7	8-bits in width, bits 17 and 16 of Cause a gnificant bit and second most significant bit, t field.  ecture revision level:  Meaning  Release 1  Reserved	R R	Ü
		respectively, of that If the RIPL field is used as the most sig respectively, of that microMIPS Archite  Encoding  0  1-7  MIPS MCU ASE in	8-bits in width, bits 17 and 16 of Cause a gnificant bit and second most significant bit, t field.  ecture revision level:  Meaning  Release 1  Reserved  mplemented.	R R	Ü

Table 5.40 Config3 Register Field Descriptions (Continued)

Fie	lds				
Name	Bits		Description	Read/Write	Reset State
ISAOnExc	16		etion Set Architecture used when vectoring to cts exceptions whose vectors are offsets from	RW	Preset, driven by signal external to
		Encoding	Meaning		CPU core
		0	MIPS32 ISA is used on entrance to an exception vector.		
		1	microMIPS is used on entrance to an exception vector.		
ISA	15:14	Indicates Instruction	on Set Availability.	R	Preset, driven by signal
		Encoding	Meaning		external to CPU core
		0	Only MIPS32 is implemented.		
		1	Only microMIPS is implemented.		
		2	Both MIPS32 and microMIPS are implemented. MIPS32 ISA used when coming out of reset.		
		3	Both MIPS32 and microMIPS are implemented. microMIPS is used when coming out of reset.		
ULRI	13		r implemented. This bit indicates whether the essor 0 register is implemented.	R	1
		Encoding	Meaning		
		0	UserLocal register is not implemented		
		1	UserLocal register is implemented		
RXI	12	Indicates whether the PageGrain register	the RIE and XIE bits exist within the	R	Preset
		Encoding	Meaning		
		0	The RIE and XIE bits are not implemented within the PageGrain register.		
		1	The RIE and XIE bits are implemented within the PageGrain register		
ITL	8	Indicates that iFlow	vtrace hardware is present.	R	Preset

Table 5.40 Config3 Register Field Descriptions (Continued)

Fie	lds				
Name	Bits		Description	Read/Write	Reset State
LPA	7		ce of support for large physical addresses on . Not used by MIPS32 processors and returns	R	0
		Encoding	Meaning		
		0	Large physical address support is not implemented		
		1	Large physical address support is implemented		
		For implementation returns zero on reac	as of Release 1 of the Architecture, this bit		
VEIC	6	Indicates support fo	or an external interrupt controller.	R	Externally Set
		Encoding	Meaning		
		0	Support for EIC interrupt mode is not implemented		
		1	Support for EIC interrupt mode is implemented		
		This allows externa	t is set by the static input, <i>SI_EICPresent</i> . l logic to communicate whether an external is attached to the processor or not.		
VInt	5	Indicates implemen	tation of Vectored interrupts.	R	1
		Encoding	Meaning		
		0	Vector interrupts are not implemented		
		1	Vectored interrupts are implemented		
		On the M14Kc core rupts are implemen	e, this bit is always a 1, because vectored interted.		
SP	4		that Small (1KByte) page support is imple- ll always read as 0 if no TLB is present.	R	Preset
		Encoding	Meaning		
		0	Small page support is not implemented		
		1	Small page support is implemented		
CDMM	3	Common Device M whether the CDMN	Iemory Map implemented. This bit indicates I is implemented.	R	Preset
		Encoding	Meaning		
		0	CDMM is not implemented		
		1	CDMM is implemented		

**Table 5.40 Config3 Register Field Descriptions (Continued)** 

ls					
Bits			Description	Read/Write	Reset State
1	Smart	MIPS ASE is i	mplemented. Because SmartMIPS is not	R	0
		Encoding	Meaning		
		0	SmartMIPS ASE is not implemented		
		1	SmartMIPS ASE is implemented		
0				R	Preset
		Encoding	Meaning		
		0	Trace logic is not implemented		
		1	Trace logic is implemented		
	1	1 Smart Smart preset	SmartMIPSTM ASE is SmartMIPS ASE is in present on the M14K  Encoding  0  1  Trace Logic implementations is implemented.  Encoding	SmartMIPSTM ASE implemented. This bit indicates whether the SmartMIPS ASE is implemented. Because SmartMIPS is not present on the M14Kc core, this bit will always be 0.    Encoding   Meaning     0   SmartMIPS ASE is not implemented     1   SmartMIPS ASE is implemented     0   Trace Logic implemented. This bit indicates whether PC or data trace is implemented.    Encoding   Meaning     0   Trace logic is not implemented	SmartMIPSTM ASE implemented. This bit indicates whether the SmartMIPS ASE is implemented. Because SmartMIPS is not present on the M14Kc core, this bit will always be 0.    Encoding   Meaning     0   SmartMIPS ASE is not implemented     1   SmartMIPS ASE is implemented     0   Trace Logic implemented. This bit indicates whether PC or data trace is implemented.    Encoding   Meaning     0   Trace logic is not implemented

## 5.2.34 Config4 Register (CP0 Register 16, Select 4)

The *Config4* register encodes additional capabilities. This register is required if any optional feature described by this register is implemented and is otherwise optional.

Figure 5-35 shows the format of the Config4 register; Table 5.41 describes the Config4 register fields.

Figure 5-35 Config4 Register Format



**Table 5.41 Config4 Register Field Descriptions** 

Fi	elds		Read /	Reset
Name	Bits	Description	Write	State
М	31	This bit is reserved to indicate that a <i>Config5</i> register is present.	R	1
0	30:0	Must be written as zeros; returns zeros on read.	0	0

## 5.2.35 Config5 Register (CP0 Register 16, Select 5)

The *Config5* register encodes additional capabilities. This register is required if any optional feature described by this register is implemented and is otherwise optional.

Figure 5-36 shows the format of the Config5 register; Table 5.42 describes the Config5 register fields.

**Table 5.42 Config5 Register Field Descriptions** 

Fields			Read /	Reset
Name	Bits	Description	Write	State
М	31	This bit is reserved. With the current architectural definition, this bit should always read as a 0.	R	0
0	30:1	Must be written as zeros; returns zeros on read.	0	0
NFExists	0	Indicates that the Nested Fault feature is present. The Nested Fault feature allows recognition of faulting behavior within an exception handler.	R	1

## 5.2.36 Config7 Register (CP0 Register 16, Select 7)

The *Config7* register contains implementation specific configuration information. A number of these bits are writeable to disable certain performance enhancing features within the M14Kc core.

Figure 5.37 Config7 Register Format

31	30	19	18	17 0	)
WII	0		HCI	0	

**Table 5.43 Config7 Register Field Descriptions** 

Fields				
Name	Bits	Description	Write	Reset State
WII	31	Wait IE Ignore. Indicates that this processor will allow an interrupt to unblock a WAIT instruction, even if $IE$ is preventing the interrupt from being taken. This avoids problems using the WAIT instruction for 'bottom half' interrupt servicing.  In WII mode when $IE=0$ , waking up from Sleep mode will not enter an Interrupt Service Routine.	R	1
0	30:19,17:0	These bits are unused and should be written as 0.	R	0
HCI	18	Hardware Cache Initialization: Indicates that a cache does not require initialization by software.  This bit will most likely only be set on simulation-only cache models and not on real hardware.	R	Based on HW present

### 5.2.37 Load Linked Address (CP0 Register 17, Select 0)

The *LLAddr* register contains the physical address read by the most recent Load Linked (LL) instruction. This register is for diagnostic purposes only, and serves no function during normal operation.

Figure 5.38 LLAddr Register Format



### **Table 5.44 LLAddr Register Field Descriptions**

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
0	31:28	Must be written as zeros; returns zeros on reads.	0	0
PAddr[31:4]	27:0	This field encodes the physical address read by the most recent Load Linked instruction.	R	Undefined


### 5.2.38 WatchLo Register (CP0 Register 18, Select 0-7)

The WatchLo and WatchHi registers together provide the interface to a watchpoint debug facility that initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the EXL and ERL bits are both zero in the Status register. If either bit is a one, the WP bit is set in the Cause register, and the watch exception is deferred until both the EXL and ERL bits are zero.

The M14Kc core can be configured with 0 to 8 Watch register pairs

The WatchLo register specifies the base virtual address and the type of reference (instruction fetch, load, store) to match.

Figure 5.39 WatchLo Register Format



### Table 5.45 WatchLo Register Field Descriptions

Fields				
Name	Bits	Description	Read/Write	Reset State
VAddr	31:3	This field specifies the virtual address to match. Note that this is a doubleword address, because bits [2:0] are used to control the type of match.	R/W	Undefined
I	2	If this bit is set, watch exceptions are enabled for instruction fetches that match the address.	R/W	0.
R	1	If this bit is set, watch exceptions are enabled for loads that match the address.	R/W	0
W	0	If this bit is set, watch exceptions are enabled for stores that match the address.	R/W	0

## 5.2.39 WatchHi Register (CP0 Register 19, Select 0-7)

The *WatchLo* and *WatchHi* registers together provide the interface to a watchpoint debug facility that initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the *EXL* and *ERL* bits are zero in the *Status* register. If either bit is a one, then the *WP* bit is set in the *Cause* register, and the watch exception is deferred until both the *EXL* and *ERL* bits are zero.

The WatchHi register contains information that qualifies the virtual address specified in the WatchLo register: an ASID, a Global (G) bit, and an optional address mask. If the G bit is 1, then any virtual address reference that matches the specified address will cause a watch exception. If the G bit is a 0, only those virtual address references for which the ASID value in the WatchHi register matches the ASID value in the EntryHi register cause a watch exception. The optional mask field provides address masking to qualify the address specified in WatchLo.

Figure 5.40 WatchHi Register Format




Table 5.46 WatchHi Register Field Descriptions

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
M	31	Indicates whether additional Watch register pairs beyond this one are present or not	R	Preset
G	30	If this bit is one, any address that matches that specified in the <i>WatchLo</i> register causes a watch exception. If this bit is zero, the <i>ASID</i> field of the <i>WatchHi</i> register must match the <i>ASID</i> field of the <i>EntryHi</i> register to cause a watch exception.	R/W	Undefined
0	29:24	Must be written as zeros; returns zeros on read.	0	0
ASID	23:16	ASID value which is required to match that in the <i>EntryHi</i> register if the <i>G</i> bit is zero in the <i>WatchHi</i> register.	R/W	Undefined
0	15:12	Must be written as zero; returns zero on read.	0	0
Mask	11:3	Bit mask that qualifies the address in the <i>WatchLo</i> register. Any bit in this field that is a set inhibits the corresponding address bit from participating in the address match.	R/W	Undefined
I	2	This bit is set by hardware when an instruction fetch condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined
R	1	This bit is set by hardware when a load condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined
W	0	This bit is set by hardware when a store condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined

## 5.2.40 Debug Register (CP0 Register 23, Select 0)

The *Debug* register is used to control the debug exception and provide information about the cause of the debug exception and also when re-entering at the debug exception vector due to a normal exception in debug mode. The read-only information bits are updated every time the debug exception is taken, or when a normal exception is taken when already in debug mode.

Only the *DM* bit and the *EJTAGver* field are valid when read from non-debug mode; the values of all other bits and fields are UNPREDICTABLE. Operation of the processor is UNDEFINED if the *Debug* register is written in non-debug mode.

Some of the bits and fields are only updated on debug exceptions and/or exceptions in debug mode, as shown below:

- DSS, DBp, DDBL, DDBS, DIB, DINT, DIBImpr, DDBLImpr, DDBSImpr are updated on both debug exceptions and on exceptions in debug modes.
- DExcCode is updated on exceptions in debug mode, and is undefined after a debug exception.
- Halt and Doze are updated on a debug exception, and are undefined after an exception in debug mode.
- DBD is updated on both debug and on exceptions in debug modes.

All bits and fields are undefined when read from normal mode, except those explicitly described to be defined, e.g., *EJTAGver* and *DM*.

#### Figure 5.41 Debug Register Format 31 30 29 28 26 25 24 22 21 20 19 DDB-**DBD** DM NoDCR LSNM Doze Halt CountDM **IBusEP** MCheckP | CacheEP | DBusEP **IEXI** SImpr 2 0 18 17 15 14 10 9 8 7 6 5 4 3 DDBLI DIBI DINT DDBS DDBL Ver DExcCode NoSSt SSt R DIB DBp DSS mpr mpr

#### **Table 5.47 Debug Register Field Descriptions**

Fields				
Bit(s)		Description	Read/Write	Reset State
31			R	Undefined
	0	Not in delay slot In delay slot		
	Bit(s)	Bit(s)  31 Indicates wheth in debug mode  Encoding	Bit(s)  Description  Indicates whether the last debug exception or exception in debug mode occurred in a branch delay slot:  Encoding  Not in delay slot	Bit(s)  Description  Read/Write  31  Indicates whether the last debug exception or exception in debug mode occurred in a branch delay slot:  Encoding  Meaning  0  Not in delay slot

**Table 5.47 Debug Register Field Descriptions (Continued)** 

Fields	S				
Name	Bit(s)		Description	Read/Write	Reset State
DM	30	Indicates that the	ne processor is operating in debug mode:	R	0
		Encoding	Meaning		
		0	Processor is operating in non-debug mode		
		1	Processor is operating in debug mode		
NoDCR	29		ner the dseg memory segment is present Control Register is accessible:	R	0
		Encoding	Meaning		
		0	dseg is present		
		1	No dseg present		
LSNM	28	Controls access memory:	of load/store between dseg and main	R/W	0
		Encoding	Meaning		
		0	Load/stores in dseg address range goes to dseg		
		1	Load/stores in dseg address range goes to main memory		
Doze	27		ne processor was in any kind of low nen a debug exception occurred:	R	Undefined
		Encoding	Meaning		
		0	Processor not in low-power mode when debug exception occurred		
		1	Processor in low-power mode when debug exception occurred		
Halt	26		ne internal system bus clock was stopped g exception occurred:	R	Undefined
		Encoding	Meaning		
		0	Internal system bus clock stopped		
		1	Internal system bus clock running		
CountDM	25	Indicates the Co	ount register behavior in debug mode:	R/W	1
		Encoding	Meaning		
		0	Count register stopped in debug mode		
		1	Count register is running in debug mode		

**Table 5.47 Debug Register Field Descriptions (Continued)** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
IBusEP	24	Instruction fetch Bus Error exception Pending. Set when an instruction fetch bus error event occurs, or if a 1 is written to the bit by software. Cleared when a Bus Error exception on an instruction fetch is taken by the processor, and by reset. If <i>IBusEP</i> is set when <i>IEXI</i> is cleared, a Bus Error exception on an instruction fetch is taken by the processor, and <i>IBusEP</i> is cleared.	R/W1	0
MCheckP	23	Indicates that an imprecise Machine Check exception is pending. All Machine Check exceptions are precise on the M14Kc processor, so this bit will always read as 0.	R	0
CacheEP	22	Indicates that an imprecise Cache Error is pending. Cache Errors cannot be taken by the M14Kc core, so this bit will always read as 0	R	0
DBusEP	21	Data access Bus Error exception Pending. Covers imprecise bus errors on data access, similar to the behavior of <i>IBusEP</i> for imprecise bus errors on an instruction fetch.	R/W1	0
IEXI	20	Imprecise Error eXception Inhibit controls exceptions taken due to imprecise error indications. Set when the processor takes a debug exception or exception in debug mode. Cleared by execution of the DERET instruction; otherwise modifiable by debug mode software. When <i>IEXI</i> is set, the imprecise error exception from a bus error on an instruction fetch or data access, cache error, or machine check is inhibited and deferred until the bit is cleared.	R/W	0
DDBSImpr	19	Indicates that an imprecise Debug Data Break Store exception was taken. Imprecise data breaks only occur on complex breakpoints.	R	Undefined
DDBLImpr	18	Indicates that an imprecise Debug Data Break Load exception was taken. Imprecise data breaks only occur on complex breakpoints.	R	Undefined
Ver	17:15	EJTAG version.	R	101
DExcCode	14:10	Indicates the cause of the latest exception in debug mode. The field is encoded as the <i>ExcCode</i> field in the <i>Cause</i> register for those normal exceptions that may occur in debug mode.  Value is undefined after a debug exception.	R	Undefined
NoSST	9	Indicates whether the single-step feature controllable by the <i>SSt</i> bit is available in this implementation:	R	0
		Encoding Meaning		
		0 Single-step feature available		
		1 No single-step feature available		

**Table 5.47 Debug Register Field Descriptions (Continued)** 

Field	ls				
Name	Bit(s)		Description	Read/Write	Reset State
SSt	8	Controls if deb	ug single step exception is enabled:	R/W	0
		Encoding	Meaning		
		0	No debug single-step exception enabled		
		1	Debug single step exception enabled		
R	7	Reserved. Must reads.	t be written as zeros; returns zeros on	R	0
DIBImpr	6	exception occur	n Imprecise debug instruction break rred (due to a complex breakpoint). eption in debug mode.	R	Undefined
DINT	5		debug interrupt exception occurred. eption in debug mode.	R	Undefined
		Encoding	Meaning		
		0	No debug interrupt exception		
		1	Debug interrupt exception		
DIB	4		debug instruction break exception red on exception in debug mode.	R	Undefined
		Encoding	Meaning		
		0	No debug instruction exception		
		1	Debug instruction exception		
DDBS	3		debug data break exception occurred on don exception in debug mode.	R	Undefined
		Encoding	Meaning		
		0	No debug data exception on a store		
		1	Debug instruction exception on a store		
DDBL	2		debug data break exception occurred on on exception in debug mode.	R	Undefined
		Encoding	Meaning		
		0	No debug data exception on a load		
		1	Debug instruction exception on a load		
DBp	1		debug software breakpoint exception red on exception in debug mode.	R	Undefined
		Encoding	Meaning		
		0	No debug software breakpoint exception		
		1	Debug software breakpoint exception		

**Table 5.47 Debug Register Field Descriptions (Continued)** 

Field	Fields				
Name	Bit(s)		Description	Read/Write	Reset State
DSS	0		Indicates that a debug single-step exception occurred. Cleared on exception in debug mode.  Encoding Meaning		Undefined
		0	0 No debug single-step exception		
		1	Debug single-step exception		

### 5.2.41 Trace Control Register (CP0 Register 23, Select 1)

The *TraceControl* register configuration is shown below. Note the special behavior of the ASID\_M, ASID, and G fields for the M14Kc processor.

This register is only implemented if the EJTAG PDtrace capability is present.

Figure 5.42 TraceControl Register Format

31	30	29 28	27	26	25	24	23	22	21	20	13	12	5	4	3 1	0	
TS	UT	0	ТВ	Ю	D	Е	K	S	U		ASID_M	ASID		G	Mode	On	]

#### **Table 5.48 TraceControl Register Field Descriptions**

Fiel	ds				
Name	Bits	Description	Read/Write	Reset State	
TS	31	The trace select bit is used to select between the hard-ware and the software trace control bits. A value of zero selects the external hardware trace block signals, and a value of one selects the trace control bits in this software control register.	R/W	0	
UT	30	This bit is used to indicate the type of user-triggered trace record. A value of zero implies a user type 1, and a value of one implies a user type 2.  The actual triggering of a user trace record occurs on a write to the <i>UserTraceData</i> register.	R/W	Undefined	
0	29:28	Reserved for future use; Must be written as zero; returns zero on read.	0	0	
ТВ	27	Trace All Branch. When set to one, this tells the processor to trace the PC value for all taken branches, not just the ones whose branch target address is statically unpredictable.	R/W	Undefined	

**Table 5.48 TraceControl Register Field Descriptions (Continued)** 

Fie	lds			
Name	Bits	Description	Read/Write	Reset State
IO	26	Inhibit Overflow. This signal is used to indicate to the core trace logic that slow but complete tracing is desired. When set to one, the core tracing logic does not allow a FIFO overflow or discard trace data. This is achieved by stalling the pipeline when the FIFO is nearly full, so that no trace records are ever lost.	R/W	Undefined
D	25	When set to one, this enables tracing in Debug Mode For trace to be enabled in Debug mode, the On bit must be one, and either the <i>G</i> bit must be one, or the current process ASID must match the <i>ASID</i> field in this register.  When set to zero, trace is disabled in Debug Mode, irrespective of other bits.	R/W	Undefined
E	24	When set to one, this enables tracing in Exception Mode. For trace to be enabled in Exception mode, the On bit must be one, and either the <i>G</i> bit must be one, or the current process ASID must match the <i>ASID</i> field in this register.  When set to zero, trace is disabled in Exception Mode, irrespective of other bits.	R/W	Undefined
К	23	When set to one, this enables tracing in Kernel Mode. For trace to be enabled in Kernel mode, the On bit must be one, and either the <i>G</i> bit must be one, or the current process ASID must match the <i>ASID</i> field in this register.  When set to zero, trace is disabled in Kernel Mode, irrespective of other bits.	R/W	Undefined
0	22	This bit is reserved. Must be written as zero; returns zero on read.	0	0
U	21	When set to one, this enables tracing in User Mode. For trace to be enabled in User mode, the On bit must be one, and either the <i>G</i> bit must be one, or the current process ASID must match the <i>ASID</i> field in this register.  When set to zero, trace is disabled in User Mode, irrespective of other bits.	R/W	Undefined
ASID_M	20:13	This is a mask value applied to the ASID comparison (done when the <i>G</i> bit is zero). A "1" in any bit in this field inhibits the corresponding <i>ASID</i> bit from participating in the match. As such, a value of zero in this field compares all bits of <i>ASID</i> . Note that the ability to mask the ASID value is not available in the hardware signal bit; it is only available via the software control register.  In an FM-based MMU core in which ASID is not supported, this field is ignored on writes and returns zero on reads.	R/W	Undefined

**Table 5.48 TraceControl Register Field Descriptions (Continued)** 


Fiel	ds				
Name	Bits		Description	Read/Write	Reset State
ASID	12:5	When the	D field must match when the <i>G</i> bit is zero. e <i>G</i> bit is one, this field is ignoredbased MMU core in which ASID is not supplies field is ignored on writes and returns zero	R/W	Undefined
G	4	for all pro tions (like In an FM ported, th reads. Th	tt. When set to one, tracing is to be enabled ocesses, provided that other enabling functe <i>U</i> , <i>S</i> , etc.,) are also true.  -based MMU core in which ASID is not supplies field is ignored on writes and returns 1 on is causes all match equations to work corthe absence of an ASID.	R/W	Undefined
Mode	3:1	These thr	ree bits control the trace mode function.	R/W	Undefined
		Mode	Trace Mode		
		000	Trace PC		
		001	Trace PC and load address		
		010	Trace PC and store address		
		011	Trace PC and both load/store addresses		
		100	Trace PC and load data		
		101	Trace PC and load address and data		
		110	Trace PC and store address and data		
		111	Trace PC and both load/store address and data		
		of these e	reControl2 <sub>ValidModes</sub> field determines which encodings are supported by the processor. The a of the processor is <b>UNPREDICTABLE</b> if is set to a value which is not supported by the c.		
On	0	trol. Whe	e master trace enable switch in software con- en zero, tracing is always disabled. When set acing is enabled whenever the other enabling are also true.	R/W	0

## 5.2.42 Trace Control2 Register (CP0 Register 23, Select 2)

The *TraceControl2* register provides additional control and status information. Note that some fields in the *TraceControl2* register are read-only, but have a reset state of "Undefined". This is because these values are loaded from the Trace Control Block (TCB) (see Section 9.8.6 "ITCB Register Interface for Software Configurability"). As such, these fields in the *TraceControl2* register will not have valid values until the TCB asserts these values.

This register is only implemented if the EJTAG PDTrace capability is present.

## Figure 5.43 TraceControl2 Register Format



## **Table 5.49 TraceControl2 Register Field Descriptions**

Field	s				
Name	Bits		Description	Read/Write	Reset State
0	31:5	Reserved for for returns zero on	uture use; Must be written as zero; a read.	0	0
ValidModes	6:5	This field speci	ifies the type of tracing that is supported or.	R	10
		Encoding	Meaning		
		00	PC tracing only		
		01	PC and load and store address tracing only		
		10	PC, load and store address, and load and store data		
		11	Reserved		
TBI	4	This bit indicar mented by the	tes how many trace buffers are imple-TCB.	R	Per implementation
		Encoding	Meaning		
		0	Only one trace buffer is implemented, and the Debug single-step exception bit of this register indicates which trace buffer is implemented		
		1	Both on-chip and off-chip trace buffers are implemented by the TCB, and the <i>TBU</i> bit of this register indicates to which trace buffer the trace is currently written.		
TBU	3		es which trace buffer is currently being trace and is used to select the appropri-	R	Undefined
			on of the TraceControl2 <sub>SyP</sub> field.		
			on of the <i>TraceControl2<sub>SyP</sub></i> field.  Meaning		
		ate interpretation	,		

Table 5.49 TraceControl2 Register Field Descriptions (Continued)

Field	ds					
Name	Bits		Descriptio	Read/Write	Reset State	
SyP	2:0	The period (in chronization i	te the synchronizate cycles) between we offermation is to be for both when the t	R	Undefined	
		SyP	On-chip	Off-chip		
		000	$2^{2}$	27		
		001	2 <sup>3</sup>	28		
		010	24	29		
		011	2 <sup>5</sup>	2 <sup>10</sup>		
		100	$2^{6}$	2 <sup>11</sup>		
		101	27	2 <sup>12</sup>		
		110	28	2 <sup>13</sup>		
		111	29	214		
		data is being variated to the data i	written to an on-chite $2_{TBU} = 0$ ). Conversed when the trace dates	p trace buffer (e.g, sely, the "Off-chip" tata is being written to be control 2TBU = 1).		

# 5.2.43 User Trace Data1 Register (CP0 Register 23, Select 3)/User Trace Data2 Register (CP0 Register 24, Select 3)

A software write to any bits in the *UserTraceData1* or *UserTraceData2* registers will trigger a trace record to be written indicating a type 1 or type 2 user format respectively. The trace output data is **UNPREDICTABLE** if these registers are written in consecutive cycles.

This register is only implemented if the MIPS iFlowtrace capability is present.

Figure 5.44 User Trace Data1/User Trace Data2 Register Format



Table 5.50 UserTraceData1/UserTraceData2 Register Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
Data	31:0	Software readable/writable data. When written, this triggers a user format trace record out of the PDtrace interface that transmits the Data field to trace memory.	R/W	0

## 5.2.44 TraceBPC Register (CP0 Register 23, Select 4)

This register is used to start and stop tracing using an EJTAG Hardware breakpoint. The Hardware breakpoint can then be set as a trigger source and optionally also as a Debug exception breakpoint.

This register is only implemented if hardware breakpoints and the EJTAG PDTrace capability are both present.

#### Figure 5.45 Trace BPC Register Format

31	30	18	17 16	15	14	6	5	0
DE		0	DBPOn	ΙE	0		IBPOn	

#### Table 5.51 TraceBPC Register Field Descriptions

Fields					
Name	Bits	-	Description	Read/Write	Reset State
DE	31	_	y whether the trigger signal from reakpoint should trigger tracing func-	R/W	0
		Encoding	Meaning		
		0	Disables trigger signals from data breakpoints		
		1	Enables trigger signals from data breakpoints		
0	30:18	Reserved		0	0
DBPOn	17:16	EJTAG hardway mented. For extended the second the second the second the correspond And a value of the second t	bits corresponds to the 2 possible are data breakpoints that may be imple-tample, bit 16 corresponds to the first at. If 2 data breakpoints are present in the mentation, then they correspond to bits are rest are always ignored by the tracing they will never be triggered. To for each bit implies that a trigger from thing data breakpoint should start tracing. If zero implies that tracing should be in the trigger signal.	R/W	0
IE	15	Used to specify whether the trigger signal from EJTAG instruction breakpoint should trigger tracing functions or not:		R/W	0
		Encoding	Encoding Meaning		
		0 Disables trigger signals from instruction breakpoints			
	1 Enables trigger signals from instruction breakpoints				
0	14:6	Reserved		0	0

**Table 5.51 TraceBPC Register Field Descriptions (Continued)** 


Fields				
Name Bits		Description	Read/Write	Reset State
IBPOn	5:0	Each of the 6 bits corresponds to the 6 possible EJTAG hardware instruction breakpoints that may be implemented. Bit 0 corresponds to the first instruction breakpoint, and so on. If only 2 instruction breakpoints are present in the EJTAG implementation, then only bits 0 and 1 are used. The rest are always ignored by the tracing logic because they will never be triggered. A value of one for each bit implies that a trigger from the corresponding instruction breakpoint should start tracing. And a value of zero implies that tracing should be turned off with the trigger signal.	R/W	0

## 5.2.45 Debug2 Register (CP0 Register 23, Select 6)

This register holds additional information about Complex Breakpoint exceptions.

This register is only implemented if complex hardware breakpoints are present.

Figure 5.46 Debug2 Register Format



**Table 5.52 Debug2 Register Field Descriptions** 

Fields				
Name	Bits	Description	Read/Write	Reset State
0	31:4	Reserved	0	0
Prm	3	Primed - indicates whether a complex breakpoint with an active priming condition was seen on the last debug exception.	R	Undefined
DQ	2	Data Qualified - indicates whether a complex break- point with an active data qualifier was seen on the last debug exception.	R	Undefined
Tup	1	Tuple - indicates whether a tuple breakpoint was seen on the last debug exception.	R	Undefined
PaCo	0	Pass Counter - indicates whether a complex breakpoint with an active pass counter was seen on the last debug exception	R	Undefined

#### 5.2.46 Debug Exception Program Counter Register (CP0 Register 24, Select 0)

The Debug Exception Program Counter (*DEPC*) register is a read/write register that contains the address at which processing resumes after a debug exception or debug mode exception has been serviced.

For synchronous (precise) debug and debug mode exceptions, the *DEPC* contains either:

- The virtual address of the instruction that was the direct cause of the debug exception, or
- The virtual address of the immediately preceding branch or jump instruction, when the debug exception causing instruction is in a branch delay slot, and the *Debug Branch Delay (DBD)* bit in the *Debug* register is set.

For asynchronous debug exceptions (debug interrupt, complex break), the *DEPC* contains the virtual address of the instruction where execution should resume after the debug handler code is executed.

In processors that implement microMIPS, a read of the *DEPC* register (via MFC0) returns the following value in the destination GPR:

```
GPR[rt] \leftarrow DebugExceptionPC_{31...1} | ISAMode_0
```


That is, the upper 31 bits of the debug exception PC are combined with the lower bit of the *ISAMode* field and written to the GPR.

Similarly, a write to the *DEPC* register (via MTC0) takes the value from the GPR and distributes that value to the debug exception PC and the *ISAMode* field, as follows

```
 \label{eq:decompc} \begin{array}{lll} \mbox{DebugExceptionPC} \leftarrow \mbox{GPR[rt]}_{31..1} & || & 0 \\ \mbox{ISAMode} \leftarrow \mbox{2\#0} & || & \mbox{GPR[rt]}_{0} \\ \end{array}
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the debug exception PC, and the lower bit of the debug exception PC is cleared. The upper bit of the *ISAMode* field is cleared and the lower bit is loaded from the lower bit of the GPR.

Figure 5.47 DEPC Register Format



#### **Table 5.53 DEPC Register Formats**

Fields	i			
Name Bit(s)		Description	Read/Write	Reset
DEPC	31:0	The DEPC register is updated with the virtual address of the instruction that caused the debug exception. If the instruction is in the branch delay slot, then the virtual address of the immediately preceding branch or jump instruction is placed in this register.  Execution of the DERET instruction causes a jump to the address in the DEPC.	R/W	Undefined

#### 5.2.47 Performance Counter Register (CP0 Register 25, select 0-3)

The M14Kc processor defines two performance counters and two associated control registers, which are mapped to CP0 register 25. The select field of the MTC0/MFC0 instructions are used to select the specific register accessed by the instruction, as shown in Table 5.54.

**Table 5.54 Performance Counter Register Selects** 

Select[2:0]	Register		
0	Register 0 Control		
1	Register 0 Count		
2	Register 1 Control		
3	Register 1 Count		

Each counter is a 32-bit read/write register and is incremented by one each time the countable event, specified in its associated control register, occurs. Each counter can independently count one type of event at a time.

Bit 31 of each of the counters are ANDed with an interrupt enable bit, IE, of their respective control register to determine if a performance counter interrupt should be signalled. The two values are then ORed together to create the  $SI\_PCI$  output. This signal is combined with one of the  $SI\_Int$  pins to signal an interrupt to the M14Kc. Counting is not affected by the interrupt indication. This output is cleared when the counter wraps to zero, and may be cleared in software by writing a value with bit 31 = 0 to the *Performance Counter Count* registers.

NOTE: The performance counter registers are connected to a clock that is stopped when the processor is in sleep mode (if the top-level clock gater is present). Most events would not be active during that time, but others would be, notably the cycle count. This behavior should be considered when analyzing measurements taken on a system. Further, note that FPGA implementations of the core would generally not have the clock gater present and thus would have different behavior than a typical ASIC implementation.

Figure 5.48 Performance Counter Control Register

31 30		15 1	14 11	10	5 4	3	2	1	0
M	0		EventExt	Event	IE	U	0	K	EXL

**Table 5.55 Performance Counter Control Register Field Descriptions** 

Fields				
Name Bits Description		Read/Write	Reset State	
M	31	If this bit is one, another pair of <i>Performance Control</i> and <i>Counter</i> registers is implemented at an MTC0 or MFC0 select field value of 'n+2' and 'n+3'.	R	Preset
EventExt	14:11	Event specific to Virtualization Module if supported. Possible events are listed in Table 5.56.	R/W	Undefined
Event	10:5	Counter event enabled for this counter. Possible events are listed in Table 5.56.	R/W	Undefined
IE	4	Counter Interrupt Enable. This bit masks bit 31 of the associated count register from the interrupt exception request output.	R/W	0
U	3	Count in User Mode. When this bit is set, the specified event is counted in User Mode.	R/W	Undefined

Table 5.55 Performance Counter Control Register Field Descriptions (Continued)

Fields				
Name Bits		Description	Read/Write	Reset State
K	1	Count in Kernel Mode. When this bit is set, count the event in Kernel Mode when EXL and ERL both are 0.	R/W	Undefined
EXL	0	Count when $EXL$ . When this bit is set, count the event when $EXL = 1$ and $ERL = 0$ .	R/W	Undefined
0	30:12, 2	Must be written as zeroes; returns zeroes when read.	0	0

Table 5.56 describes the events countable with the two performance counters. The mode column indicates whether the event counting is influenced by the mode bits (U, K, EXL). The operation of a counter is **UNPREDICTABLE** for events which are specified as Reserved.

Performance counters never count in debug mode or when ERL = 1.

The performance counter resets to a low-power state, in which none of the counters will start counting events until software has enabled event counting, using an MTC0 instruction to the Performance Counter Control Registers.

**Table 5.56 Performance Counter Events Sorted by Event Number** 

Event Num	Counter 0	Mode	Counter 1	Mode
0	Cycles	No	Cycles	No
1	Instructions completed		Instructions completed	Yes
2	branch instructions	Yes	Reserved	NA
3	JR r31 (return) instructions	Yes	Reserved	NA
4	JR (not r31) instructions	Yes	Reserved	NA
5	ITLB accesses	Yes	ITLB misses	Yes
6	DTLB accesses	Yes	DTLB misses	Yes
7	JTLB instruction accesses	Yes	JTLB instruction misses	Yes
8	JTLB data accesses	Yes	JTLB data misses	Yes
9	Instruction Cache accesses	Yes	Instruction cache misses	Yes
10	Data cache accesses	Yes	Data cache writebacks	Yes
11	Data cache misses	Yes	Data cache misses	Yes
12	Reserved	NA	Reserved	NA
13	Reserved	NA	Reserved	NA
14	integer instructions completed	Yes	Reserved	NA
15	loads completed	Yes	Stores completed	Yes
16	J/JAL completed	Yes	microMIPS instructions completed	Yes
17	no-ops completed	Yes	Integer multiply/divide completed	Yes
18	Stall cycles	No	Reserved	NA
19	SC instructions completed	Yes	SC instructions failed	Yes
20	Prefetch instructions completed	Yes	Prefetch instructions completed with cache hit	Yes
21	Reserved	NA	Reserved	

**Table 5.56 Performance Counter Events Sorted by Event Number (Continued)** 

Event Num	Counter 0	Mode	Counter 1	Mode
22	Reserved	NA	Reserved	NA
23	Exceptions taken	Yes	Reserved	NA
24	Cache fixup	Yes	Reserved	NA
25	IFU stall cycles	No	ALU stall cycles	No
26	Reserved	NA	Reserved	NA
27	Reserved	NA	Reserved	NA
28	Reserved	NA	Implementation-specific CP2 event	Yes
29	Implementation-specific ISPRAM event	Yes	Implementation-specific DSPRAM event	Yes
30	Implementation-specific CorExtend event	Yes	Reserved	NA
31	Reserved	NA	Reserved	NA
32	Reserved	NA	Reserved	NA
33	Uncached Loads	Yes	Uncached Stores	Yes
34	Reserved	NA	Reserved	NA
35	CP2 Arithmetic Instructions Completed	Yes	CP2 To/From Instructions completed	Yes
36	Reserved	NA	Reserved	NA
37	I-Cache Miss stall cycles	Yes	D-Cache miss stall cycles	Yes
38	Reserved	NA	Reserved	NA
39	D-Cache miss cycles	No	Reserved	NA
40	Uncached stall cycles	Yes	Reserved	NA
41	MDU stall cycles	Yes	Reserved	NA
42	CP2 stall cycles	Yes	CorExtend stall cycles	Yes
43	ISPRAM stall cycles	Yes	DSPRAM stall cycles	Yes
44	CACHE Instn stall cycles	No	Reserved	NA
45	Load to Use stall cycles	Yes	Reserved	NA
46	Other interlock stall cycles	Yes	Reserved	NA
47	Reserved	NA	Reserved	NA
48	Reserved	NA	Reserved	NA
49	EJTAG Instruction Triggerpoints	Yes	EJTAG Data Triggerpoints	Yes
50	Reserved	NA	Reserved	NA
51	Reserved	NA	Reserved	NA
52	LDQ < 1/4 full	No	LDQ 1/4-1/2 full	No
53	LDQ > 1/2 full	No	LDQ full pipeline stall cycles	No
54	WBB < 1/4 full	No	WBB 1/4-1/2 full	No
55	WBB > 1/2 full	No	WBB full pipeline stall cycles	No
56-1023	Reserved	NA	Reserved	NA

**Table 5.57 Performance Counter Event Descriptions Sorted by Event Type** 

Event Name	Counter	Event Number	Description
Cycles	0/1	0	Total number of cycles. The performance counters are clocked by the top-level gated clock. If the M14Kc is built with that clock gater present, none of the counters will increment while the clock is stopped, e.g., due to a WAIT instruction.
Instruction Completion: The follow	wing events indi	cate comple	tion of various types of instructions
Instructions	0/1	1	Total number of instructions completed.
Branch instns	0	2	Counts all branch instructions that completed.
JR R31 (return) instns	0	3	Counts all JR R31 instructions that completed.
JR (not R31)	0	4	Counts all JR \$xx (not \$31) and JALR instructions (indirect jumps).
Integer instns	0	14	Non-floating-point, non-Coprocessor 2 instructions.
Loads	0	15	Includes both integer and coprocessor loads.
Stores	1	15	Includes both integer and coprocessor stores.
J/JAL	0	16	Direct Jump (And Link) instruction.
microMIPS	1	16	All microMIPS instructions.
no-ops	0	17	This includes all instructions that normally write to a GPR, but where the destination register was set to r0.
Integer Multiply/Divide	1	17	Counts all Integer Multiply/Divide instructions (MULxx, DIVx, MADDx, MSUBx).
SC	0	19	Counts conditional stores regardless of whether they succeeded.
PREF	0	20	Note that this only counts PREFs that are actually attempted. PREFs to uncached addresses or ones with translation errors are not counted
Uncached Loads	0	33	Includes both Uncached and Uncached Accelerated CCAs.
Uncached Stores	1	33	
Cp2 Arithmetic instns	0	35	Counts Coprocessor 2 register-to-register instructions.
Cp2 To/From instns	1	35	Includes move to/from, control to/from, and cop2 loads and stores.
Instruction execution events		ı	
ITLB accesses	0	5	Counts ITLB accesses that are due to fetches in IF stage of the pipe that do not use fixed mapping or are not in unmapped space. If an address is fetched twice down the pipe (as in the case of a cache miss), that instruction will count 2 ITLB accesses. Also, because each fetch gets us 2 instructions, there is one access marked per doubleword.
ITLB misses	1	5	Counts all misses in ITLB except ones that are on the back of another miss. We cannot process back-to-back misses, and thus those are ignored for this purpose. Also ignored if there is some form of address error.
DTLB accesses	0	6	Counts DTLB access including those in unmapped address spaces.
DTLB misses	1	6	Counts DTLB misses. Back-to-back misses that result in only one DTLB entry getting refilled are counted as a single miss.

Table 5.57 Performance Counter Event Descriptions Sorted by Event Type (Continued)

Event Name	Counter	Event Number	Description	
JTLB instruction accesses	0	7	Instruction JTLB accesses are counted exactly the same as ITLB misses.	
JTLB instruction misses	1	7	Counts instruction JTLB accesses that result in no match or a match on an invalid translation.	
JTLB data accesses	0	8	Data JTLB accesses.	
JTLB data misses	1	8	Counts data JTLB accesses that result in no match or a match on an invalid translation.	
I-Cache accesses	0	9	Counts every time the instruction cache is accessed. All replays, wasted fetches, etc. are counted.	
I-Cache misses	1	9	Counts all instruction cache misses that result in a bus request.	
D-Cache accesses	0	10	Counts cached loads and stores.	
D-Cache writebacks	1	10	Counts cache lines written back to memory due to replacement or cacheops.	
D-Cache misses	0/1	11	Counts loads and stores that miss in the cache.	
SC instructions failed	1	19	SC instruction that did not update memory.  Note: While this event and the SC instruction count event can be configured to count in specific operating modes, the timing of the events is much different, and the observed operating mode could change between them, causing some inaccuracy in the measured ratio.	
PREF completed with cache hit	1 20		Counts PREF instructions that hit in the cache.	
Exceptions Taken	0	23	Any type of exception taken.	
EJTAG instruction triggers	0	49	Number of times an EJTAG Instruction Trigger Point condition matched.	
EJTAG data triggers	1	49	Number of times an EJTAG Data Trigger Point condition matched.	
Pipeline Function	<b>'</b>			
Cache fixup	0	24	Counts cycles where the DCC is in a fix-up and cannot accept a new instruction from the ALU. Fix-ups are replays within the DCC that occur when an instruction needs to re-access the cache or the DTLB.	
General Stalls	•			
IFU stall cycles	0	25	Counts the number of cycles in which the fetch unit is not providing a valid instruction to the ALU.	
ALU stall cycles	1	25	Counts the number of cycles in which the ALU pipeline cannot advance.	
Stall cycles	0	18	Counts the total number of cycles in which no instructions are issued by ICC to ALU (the RF stage does not advance). This includes both of the previous two events. However, this is different from the sum of them, because cycles when both stalls are active will only be counted once.	
			due to this. This will include bubbles introduced by replays within the ers for each of the active events will be incremented.	
I-Cache miss stall cycles	0	37	Cycles when ICC stalls because an I-Cache miss caused the ICC not to have any runnable instructions. Ignores the stalls due to ITLB misses as well as the 4 cycles following a redirect.	


Table 5.57 Performance Counter Event Descriptions Sorted by Event Type (Continued)

Event Name	Counter	Event Number	Description				
D-Cache miss stall cycles	1	37	Counts all cycles in which the integer pipeline waits on a Load to return data due to a D-Cache miss.				
D-Cache miss cycle cycles	0	39	D-Cache miss is outstanding, but not necessarily stalling the pipeline. The difference between this and D-Cache miss stall cycles can show the gain from non-blocking cache misses.				
Uncached stall cycles	0	40	Cycles in which the processor is stalled on an uncached fetch, load, or store.				
MDU stall cycles	0	41	Counts all cycles in which the integer pipeline waits on MDU return data.				
Cp2 stall cycles	0	42	Counts all cycles in which the integer pipeline waits on CP2 return data.				
CorExtend stall cycles	1	42	Counts all cycles in which the integer pipeline waits on CorExtend return data.				
ISPRAM stall cycles	0	43	Counts all pipeline bubbles that result from multi-cycle ISPRAM access. Pipeline bubbles are defined as all cycles in which the ICC doesn't present an instruction to the ALU. The four cycles after a redirect are not counted.				
DSPRAM stall cycles	1	43	Counts stall cycles created by an instruction waiting for access to DSPRAM.				
CACHE instn stall cycles	0	44	Counts all cycles in which pipeline is stalled due to CACHE instructions. Includes cycles in which CACHE instructions themselves are stalled in the ALU, and cycles in which CACHE instructions cause subsequent instructions to be stalled.				
Load to Use stall cycles	0	45	Counts all cycles in which the integer pipeline waits on Load return dependent data.				
Other interlocks stall cycles	0	46	Counts all cycles in which the integer pipeline waits on return data from MFC0 and RDHWR instructions.				
LFB full pipeline stall cycles	1	53	Cycles in which the pipeline is stalled because the Load Fill Buffer in the DCC is full.				
Write Through Buffer full stall cycles	1	55	Cycles in which the pipeline is stalled because the Write Through Buffer in the BIU is full.				
Implementation-specific events - Moo	Implementation-specific events - Modules that can be replaced by the customer will have an event signal associated with them.						
Cp2	1	28	Set to 1 if COP2 is implemented.				
ISPRAM	0	29	Set to 1 if ISPRAM is implemented.				
DSPRAM	1	29	Set to 1 if DSPRAM is implemented.				
CorExtend	0	30	Set to 1 if CorExtend is implemented.				

Table 5.57 Performance Counter Event Descriptions Sorted by Event Type (Continued
---

Event Name	Counter	Event Number	Description						
Load Fill Queue < 1/4 full	0	52	Buffer Occupa	-					
Load Fill Queue 1/4 to 1/2 full	1	52	_	he following table shows what values fall into each of the bins for the different buffer sizes that can be chosen.					
Load Fill Queue > 1/2 full	0	53							
Write Through Buffer < 1/4 full	0	54	Stat	:e	4-entry Buffer	8/9-entry Buffer			
W.'. TI 1 D CC 1/4 1/0 C II			< 1/	4	0	0-1			
Write Through Buffer 1/4 to 1/2 full	l	54	1/4-1	/2	1-2	2-4			
Write Through Buffer > 1/2 full	0	55	> 1/	2	3+	5+			

Figure 5.49 Performance Counter Count Register



**Table 5.58 Performance Counter Count Register Field Descriptions** 

Fie	lds			
Name	Bits	Description	Read / Write	Reset State
Counter	31:0	Counter	R/W	Undefined

## 5.2.48 ErrCtl Register (CP0 Register 26, Select 0)

The *ErrCtl* register controls parity protection of data and instruction caches/SPRAM and provides for software testing of the way-selection and scratchpad RAMs. Parity protection can be enabled or disabled using the *PE* bit.

When parity is enabled and the *PO* bit is deasserted, the CACHE Index Store Tag and Index Store Data operations will internally generate parity to be written into the RAM arrays. However, when the *PO* bit is asserted, tag array parity is written using the *Pl/PD* bits of *ErrCtl*.

The way-selection RAM test mode is enabled by setting the *WST* bit. It modifies the functionality of the CACHE Index Load Tag and Index Store Tag operations so that they modify the way-selection RAM and leave the Tag RAMs untouched. When this bit is set, the lower 6 bits of the *PA* field in the *TagLo* register are used as the source and destination for Index Load Tag and Index Store Tag CACHE operations.

The WST bit also enables the data RAM test mode. When this bit is set, the Index Store Data CACHE instruction is enabled. This CACHE operation writes the contents of the DataLo register to the word in the data array that is indicated by the index and byte address.

The SPR bit enables CACHE accesses to the optional Scratchpad RAMs. When this bit is set, Index Load Tag, Index Store Tag, and Index Store Data CACHE instructions will send reads or writes to the Scratchpad RAM port. The effects of these operations are dependent on the particular Scratchpad implementation.

A CACHE Index Load Tag operation to the instruction cache will update the *PI* field with the parity bits from the data array if parity is supported. A CACHE Index Load Tag operation to the data cache will cause the *PD* bits to be

updated with the byte parity for the selected word of the data array if parity is implemented. If parity is disabled or not implemented, the contents of the *PI* and *PD* fields after a CACHE Index Load Tag operation will be 0.

Figure 5.50 ErrCtl Register Format



**Table 5.59 Errctl Register Field Descriptions** 

Fields					
Name	Bit(s)	_	Description	Read/Write	Reset State
PE	31	,	This bit enables or disables the parity protecthe instruction caches/SPRAM and the data AM.	R or R/W	0
		Encoding	Meaning		
		0	Parity disabled		
		1	Parity enabled		
		mented when ported, this fi	only write-able if the parity option was impleted the M14Kc was built. If parity is not supelld is always read as 0. Software can test for t by attempting to write a 1 to this field, then value.		
PO	30	overwrites ca the <i>P</i> field of ity for the tag	rite. If set, the <i>Pl/PD</i> fields of this register lculated parity for the data array. In addition, the <i>TagLo</i> register overwrites calculated pararray. This bit only has significance during a Store Tag and CACHE Index Store Data	R/W	0
		Encoding	Meaning		
		0	Use calculated parity		
		1	Override calculated parity		
WST	29	should be real instructions. Also enables	ther the tag array or the way-select array d/written on Index Load/Store Tag CACHE the Index Store Data CACHE instruction the contents of DataLo to the data array.	R/W	0
SPR	28		ed CACHE instructions to operate on the AM instead of the cache	R/W	0
R	27:8	Must be writt	en as zero; returns zero on reads.	0	0
PI	7:4	Parity bit read RAM.	d from or written to instruction cache data	R/W	Undefined
PD	3:0	Parity bits rea	ad from or written to data cache data RAM.	R/W	Undefined

## 5.2.49 CacheErr Register (CP0 Register 27, Select 0)

The CacheErr register provides an interface with the cache error-detection logic. When a caches/SPRAM Parity Error exception is signaled, the fields of this register are set accordingly.

## Figure 5.51 CacheErr Register (Primary Caches)

31	30	29	28	27	26	25	24	23	22	21 20	19 0
ER	EC	ED	ET	ES	EE	EB	EF	SP	EW	Way	Index

#### **Table 5.60 CacheErr Register Field Descriptions (Primary Caches)**

Fie	lds				
Name	Bits	1	Description	Read / Write	Reset State
ER	31	Error Referen	ce. Indicates the type of reference that encountered an	R	Undefined
		Encoding	Meaning		
		0	Instruction		
		1	Data		
EC	30	Indicates the	eache level at which the error was detected:	R	0
		Encoding	Meaning		
		0	Primary		
		1	Non-primary		
ED	29	Error Data. In	dicates a data RAM error.	R	Undefined
		Encoding	Meaning		
		0	No data RAM error detected		
		1	Data RAM error detected		
ET	28	Error Tag. Inc	licates a tag RAM error.	R	Undefined
		Encoding	Meaning		
		0	No tag RAM error detected		
		1	Tag RAM error detected		
ES	27	Error source.	Indicates whether error was caused by internal proces-	R	Undefined
		sor or externa	l snoop request.		
		Encoding	Meaning		
		0	Error on internal request		
		1	Error on external request		
EE	26	Error external	: Not supported.	R	0

Table 5.60 CacheErr Register Field Descriptions (Primary Caches) (Continued)

Fields				
Name	Bits	Description	Read / V	Vrite Reset State
EB	25	Error Both. Indicates that a data caches/SPRAM parity error occurred in addition to an instruction caches/SPRAM pari		Undefined
		Encoding Meaning		
		0 No additional data caches/SPRAM parity e	rror	
		1 Additional data caches/SPRam parity error		
		In the case of an additional data caches/SPRAM parity error remainder of the bits in this register are set according to the tion caches/SPRAM parity error.		
EF	24	Error Fatal. Indicates that a fatal cache error has occurred. There are a few situations in which software will not be able all information about a cache error from the <i>CacheErr</i> regist These situations are fatal, because software cannot determine memory locations have been affected by the error. To enable ware to detect these cases, the <i>EF</i> bit (bit 24) has been added <i>CacheErr</i> register.  The following cases are indicated as fatal cache errors by the 1 Dirty parity error in dirty victim (dirty bit cleared) 2 Tag parity error in dirty victim 3 Data parity error in dirty victim 4 WB store miss and EW error at the requested index In addition to the above, simultaneous instruction and data cerrors as indicated by <i>CacheErrEB</i> will cause information at data cache error to be unavailable. However, that situation is indicated by <i>CacheErrEF</i> .	etter. e which soft- d to the e EF bit:  ache bout the	Undefined
SP	23	Scratchpad. Indicates Scratchpad RAM parity error.	R	0
		Encoding Meaning		
		0 No Scratchpad RAM error detected		
		1 Scratchpad RAM error detected		
EW	22	Error Way. Indicates a parity error on the dirty bits that are street the way selection RAM array.	tored in R	Undefined
		Encoding Meaning		
		0 No way selection RAM error detected		
		1 Way selection RAM error detected		
Way	21:20	Way. Specifies the cache way in which the error was detecte not valid if a Tag RAM error is detected ( <i>ET</i> =1) or Scratchpa error is detected ( <i>SP</i> =1).		Undefined

Table 5.60 CacheErr Register Field Descriptions (Primary Caches) (Continued)

Fields				
Name	Bits	Description	Read / Write	Reset State
Index	19:0	Index. Specifies the cache or Scratchpad RAM index of the double word in which the error was detected. The way of the faulty cache is written by hardware in the <i>Way</i> field. Software must combine the <i>Way</i> and <i>Index</i> read in this register with cache configuration information in the <i>Config1</i> register in order to obtain an index which can be used in an indexed CACHE instruction to access the faulty cache data or tag. Note that <i>Index</i> is aligned as a byte index, so it does not need to be shifted by software before it is used in an indexed CACHE instruction. <i>Index</i> bits [4:3] are undefined upon tag RAM errors, and <i>Index</i> bits above the MSB actually used for cache indexing will also be undefined.  Bits [19:16] are only used for errors in the Scratchpad RAM.	R	Undefined

## 5.2.50 TagLo Register (CP0 Register 28, Select 0)

The TagLo register acts as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the TagLo register as the source of tag information. Note that the M14Kc core does not implement the TagHi register.

When the WST bit of the ErrCtl register is asserted, this register becomes the interface to the way-selection RAM. In this mode, the fields are redefined to give appropriate access the contents of the WS array instead of the Tag array.

Figure 5.52 TagLo Register Format (ErrCtl<sub>WST</sub>=0)



**Table 5.61 TagLo Register Field Descriptions** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
PA	31:10	ErrCtl <sub>WST</sub> =0: This field contains the physical address of the cache line. Bit 31 corresponds to bit 31 of the PA and bit 10 corresponds to bit 10 of the PA.  ErrCtl <sub>WST</sub> =1: PA[31:24] is undefined.	R/W	Undefined
WSDP	23:20	ErrCtl <sub>WST</sub> =1: Dirty Parity (Optional). This field contains the value read from the WS array during a CACHE Index Load WS operation.  If the PO field of the ErrCtl register is asserted, then this field is used to store the dirty parity bits during a CACHE Index Store WS operation.	R/W	Undefined

**Table 5.61 TagLo Register Field Descriptions (Continued)** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
WSD	19:16	ErrCtl <sub>WST</sub> =1: Dirty bits. This field contains the value read from the WS array after a CACHE Index Load WS operation. It is used to store into the WS array during CACHE Index Store WS operations.	R/W	Undefined
WSLRU	15:10	ErrCtl <sub>WST</sub> =1: This field contains the value read from or to be stored to the WS array if the WST bit in the ErrCtl register is set.	R/W	Undefined
R	9:8, 4:1	$ErrCtl_{WST} = 0$ : must be written as zero; returns zero on read.	0	0
R	9:8, 4:0	$ErrCtl_{WST} = 1$ : must be written as zero; returns zero on read.	0	0
V	7	This field indicates whether the cache line is valid.	R/W	Undefined
D	6	This field indicates whether the cache line is dirty. It will only be set if bit 7 (valid) is also set.	R/W	Undefined
L	5	Specifies the lock bit for the cache tag. When this bit is set, and the valid bit is set, the corresponding cache line will not be replaced by the cache replacement algorithm.	R/W	Undefined
Р	0	Parity. Specifies the parity bit for the cache tag. This bit is updated with tag array parity on CACHE Index Load Tag operations and used as tag array parity on Index Store Tag operations when the PO bit of the <i>ErrCtl</i> register is set.	R/W	Undefined

## 5.2.51 DataLo Register (CP0 Register 28, Select 1)

The *DataLo* register is a register that acts as the interface to the cache data array and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* register. If the *WST* bit in the *ErrCtl* register is set, then the contents of *DataLo* can be written to the cache data array by doing an Index Store Data CACHE instruction. Note that the M14Kc core does not implement the *DataHi* register.

Figure 5.54 DataLo Register Format



Table 5.62 DataLo Register Field Description

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
DATA	31:0	Low-order data read from the cache data array.	R/W	Undefined

#### 5.2.52 ErrorEPC (CP0 Register 30, Select 0)

The *ErrorEPC* register is a read/write register, similar to the *EPC* register, except that *ErrorEPC* is used on error exceptions. All bits of the *ErrorEPC* register are significant and must be writable. It is also used to store the program counter on Reset, Soft Reset, and nonmaskable interrupt (NMI) exceptions.

The *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- The virtual address of the instruction that caused the exception
- The virtual address of the immediately preceding branch or jump instruction when the error causing instruction is in a branch delay slot

Unlike the EPC register, there is no corresponding branch delay slot indication for the ErrorEPC register.

In processors that implement microMIPS, a read of the *ErrorEPC* register (via MFC0) returns the following value in the destination GPR:

```
GPR[rt] \leftarrow ErrorExceptionPC_{31...1} | ISAMode_0
```

That is, the upper 31 bits of the error exception PC are combined with the lower bit of the ISAMode field and written to the GPR.

Similarly, a write to the *ErrorEPC* register (via MTC0) takes the value from the GPR and distributes that value to the error exception PC and the *ISAMode* field, as follows

```
ErrprExceptionPC \leftarrow GPR[rt]<sub>31..1</sub> || 0
ISAMode \leftarrow 2#0 || GPR[rt]<sub>0</sub>
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the error exception PC, and the lower bit of the error exception PC is cleared. The upper bit of the *ISAMode* field is cleared and the lower bit is loaded from the lower bit of the GPR.

Figure 5.55 ErrorEPC Register Format



**Table 5.63 ErrorEPC Register Field Description** 

Field	ds			
Name	Bit(s)	Description	Read/Write	Reset State
ErrorEPC	31:0	Error Exception Program Counter.	R/W	Undefined

## 5.2.53 DeSave Register (CP0 Register 31, Select 0)

The Debug Exception Save (DeSave) register is a read/write register that functions as a simple memory location. This register is used by the debug exception handler to save one of the GPRs that is then used to save the rest of the context

to a pre-determined memory area (such as in the EJTAG Probe). This register allows the safe debugging of exception handlers and other types of code in which the existence of a valid stack for context saving cannot be assumed.

Figure 5.56 DeSave Register Format



#### Table 5.64 DeSave Register Field Description

Field	s			
Name	Bit(s)	Description	Read/Write	Reset State
DESAVE	31:0	Debug exception save contents.	R/W	Undefined

### 5.2.54 KScratchn Registers (CP0 Register 31, Selects 2 to 3)

The KScratchn registers are optional read/write registers available for scratchpad storage by kernel-mode software. These registers are 32 bits in width for 32-bit processors and 64 bits for 64-bit processors.

The existence of these registers is indicated by the KScrExist field in the Config4 register. The KScrExist field specifies which of the selects are populated with a kernel scratch register.

Debug-mode software should not use these registers, but should instead use the *DeSave* register. If EJTAG is implemented, select 0 should not be used for a *KScratch* register. Select 1 is being reserved for future debug use and should not be used for a *KScratch* register.

Figure 5-57 KScratchn Register Format



#### Table 5.65 KScratchn Register Field Descriptions

Fie	lds		Read /	Reset
Name	Bits	Description	Write	State
Data	31:0	Scratch pad data saved by kernel software.	R/W	Undefined

## Hardware and Software Initialization of the M14Kc™ Core

The M14Kc processor core contains only a minimal amount of hardware initialization and relies on software to fully initialize the device.

This chapter contains the following sections:

- Section 6.1 "Hardware-Initialized Processor State"
- Section 6.2 "Software Initialized Processor State"

#### 6.1 Hardware-Initialized Processor State

The M14Kc processor core, like most other MIPS processors, is not fully initialized by hardware reset. Only a minimal subset of the processor state is cleared. This is enough to bring the core up while running in unmapped and uncached code space. All other processor state can then be initialized by software. SI\_ColdReset is asserted after power-up to bring the device into a known state. Soft reset can be forced by asserting the SI\_Reset pin. This distinction is made for compatibility with other MIPS processors. In practice, both resets are handled identically with the exception of the setting of Status<sub>SR</sub>.

## 6.1.1 Coprocessor 0 State

Much of the hardware initialization occurs in Coprocessor 0.

- Random (TLB-based MMU cores only)- cleared to maximum value on Reset/SoftReset
- Wired (TLB-based MMU cores only)- cleared to 0 on Reset/SoftReset
- Status<sub>BEV</sub> cleared to 1 on Reset/SoftReset
- Status<sub>TS</sub> cleared to 0 on Reset/SoftReset
- Status<sub>SR</sub> cleared to 0 on Reset, set to 1 on SoftReset
- Status<sub>NMI</sub> cleared to 0 on Reset/SoftReset
- Status<sub>ERL</sub> set to 1 on Reset/SoftReset
- Status<sub>RP</sub> cleared to 0 on Reset/SoftReset
- WatchLol, R, W cleared to 0 on Reset/SoftReset
- Config fields related to static inputs set to input value by Reset/SoftReset

#### Hardware and Software Initialization of the M14Kc™ Core

- Config<sub>K0</sub> set to 010 (uncached) on Reset/SoftReset
- ConfigKII set to 010 (uncached) on Reset/SoftReset (FM based MMU cores only)
- Config<sub>K23</sub> set to 010 (uncached) on Reset/SoftReset (FM based MMU cores only)
- ContextConfig set to 0x007ffff0 on Reset/SoftReset (MIPS32 configuration)
- PageGrain<sub>Mask</sub> set to 11 on Reset/SoftReset (MIPS32 compatibility mode)
- Debug<sub>DM</sub> cleared to 0 on Reset/SoftReset (unless EJTAGBOOT option is used to boot into DebugMode, see Chapter 9, "EJTAG Debug Support in the M14Kc<sup>TM</sup> Core" on page 207 for details)
- Debug<sub>LSNM</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>IBusEP</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>DBUSEP</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>IFXI</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>SSt</sub> cleared to 0 on Reset/SoftReset

#### 6.1.2 TLB Initialization

Each TLB entry has a "hidden" state bit which is set by Reset/SoftReset and is cleared when the TLB entry is written. This bit disables matches and prevents "TLB Shutdown" conditions from being generated by the power-up values in the TLB array (when two or more TLB entries match on a single address). This bit is not visible to software.

#### 6.1.3 Bus State Machines

All pending bus transactions are aborted and the state machines in the bus interface unit are reset when a Reset or SoftReset exception is taken.

#### 6.1.4 Static Configuration Inputs

All static configuration inputs (defining the bus mode and cache size for example) should only be changed during Reset.

#### 6.1.5 Fetch Address

Upon Reset/SoftReset, unless the EJTAGBOOT option is used, the fetch is directed to VA 0xBFC00000 (PA 0x1FC00000). This address is in KSeg1, which is unmapped and uncached, so that the TLB and caches do not require hardware initialization.

#### 6.2 Software Initialized Processor State

Software is required to initialize the following parts of the device.

#### 6.2.1 Register File

The register file powers up in an unknown state with the exception of r0 which is always 0. Initializing the rest of the register file is not required for proper operation in hardware. However, when simulating the operation of the core, unknown values can cause problems. Thus, initializing the register file in the boot code may avoid simulation problems.

#### 6.2.2 TLB

Because of the hidden bit indicating initialization, the TLB-based MMU M14Kc does not require TLB initialization upon ColdReset. This is an implementation specific feature of the M14Kc core and cannot be relied upon if writing generic code for MIPS32/64 processors. When initializing the TLB, care must be taken to avoid creating a "TLB Shutdown" condition where two TLB entries could match on a single address. Unique virtual addresses should be written to each TLB entry to avoid this.

#### 6.2.3 Caches

The cache tag and data arrays power up to an unknown state and are not affected by reset. Every tag in the cache arrays should be initialized to an invalid state using the CACHE instruction (typically the Index Invalidate function). This can be a long process, especially since the instruction cache initialization needs to be run in an uncached address region.

#### 6.2.4 Coprocessor 0 State

Miscellaneous COP0 states need to be initialized prior to leaving the boot code. There are various exceptions which are blocked by *ERL*=1 or *EXL*=1 and which are not cleared by Reset. These can be cleared to avoid taking spurious exceptions when leaving the boot code.

- Cause: WP (Watch Pending), SW0/1 (Software Interrupts) should be cleared.
- Config: K0 should be set to the desired Cache Coherency Algorithm (CCA) prior to accessing Kseg0.
- Config: (FM Based MMU cores only) KU and K23 should be set to the desired CCA for USeg/KUSeg and KSeg2/3 respectively prior to accessing those regions.
- Count: Should be set to a known value if Timer Interrupts are used.
- *Compare*: Should be set to a known value if Timer Interrupts are used. The write to compare will also clear any pending Timer Interrupts (Thus, *Count* should be set before *Compare* to avoid any unexpected interrupts).
- Status: Desired state of the device should be set.
- Other COP0 state: Other registers should be written before they are read. Some registers are not explicitly writeable, and are only updated as a by-product of instruction execution or a taken exception. Uninitialized bits should be masked off after reading these registers.

## Caches of the M14Kc™ Core

This chapter describes the caches present in the M14Kc<sup>TM</sup> processor core. It contains the following sections:

- Section 7.1, "Cache Configurations"
- Section 7.2, "Cache Protocols"
- Section 7.3, "Instruction Cache"
- Section 7.4, "Data Cache"
- Section 7.5, "CACHE Instruction"
- Section 7.6, "Software Cache Testing"
- Section 7.7, "Memory Coherence Issues"

## 7.1 Cache Configurations

The M14Kc processor core supports separate instruction and data caches that may be flexibly configured at build time for various sizes, organizations and set-associativities. The use of separate caches allows instruction and data references to proceed simultaneously. Both caches are virtually indexed and physically tagged, allowing cache access to occur in parallel with virtual-to-physical address translation. Parity protection of the cache arrays is an optional feature.

The instruction and data caches are independently configured. For example, the data cache can be 2 KB in size and 2-way set associative, while the instruction cache can be 8 KB in size and 4-way set associative. Each cache is accessed in a single processor cycle.

Cache refills are performed using a 4-word fill buffer, which holds data returned from memory during a 4-beat burst transaction. The critical miss word is always returned first. The caches are blocking until the critical word is returned, but the pipeline may proceed while the other 3 beats of the burst are still active on the bus.

Table 7.1 lists the instruction and data cache attributes:

**Table 7.1 Instruction and Data Cache Attributes** 

Parameter	Instruction	Data
Size	0 - 64 KB	0 - 64 KB
Number of Cache Sets	0, 64, 128, 256, 512 and 1024	0, 64, 128, 256, 512 and 1024
Lines Per Set (Associativity)	1 - 4 way set associative	1 - 4 way set associative
Line Size	16 Bytes	16 Bytes

**Table 7.1 Instruction and Data Cache Attributes (Continued)** 

Parameter	Instruction	Data
Read Unit	32 bits	32 bits
Minimum Write Unit	32 bits	8 bits
Write Policy	N/A	Software selectable options:  • write-back with write-allocate  • write-through with write-allocate  • write-through without write-allocate
Miss restart after transfer of	miss word	miss word
Cache Locking	per line	per line

Table 7.2 shows the cache size and organization options; note that the same total cache size may be achieved with several different set associativities. Software can identify the instruction or data cache configuration on a M14Kc core by reading the appropriate bits of the *Config1* register; see Section 5.2.30, "Config Register (CP0 Register 16, Select 0)" on page 153.

**Table 7.2 Instruction and Data Cache Sizes** 

Cache Size (bytes)	Way Organization Options	
0K	No cache	
1K	One 1K way	
2K	One 2K way Two 1K ways	
3K	Three 1K ways	
4K	One 4K way Two 2K ways Four 1K ways	
6K	Three 2K ways	
8K	One 8K way Two 4K ways Four 2K ways	
12K	Three 4K ways	
16K	One 16K way Two 8K ways Four 4K ways	
24K	Three 8K ways	
32K	Two 16K ways Four 8K ways	
48K	Three 16K ways	
64K	Four 16K ways	

#### 7.2 Cache Protocols

This section describes cache organization, attributes, and cache-line replacement for the instruction and data caches. This section also discusses issues relating to virtual aliasing.

#### 7.2.1 Cache Organization

The instruction and data caches each consist of three arrays: tag, data and way-select. The caches are virtually indexed, since a virtual address is used to select the appropriate line within each of the three arrays. The caches are physically tagged, as the tag array contains a physical, not virtual, address.

The tag and data arrays hold n ways of information per set, corresponding to the n-way set associativity of the cache, where n can be between 1 and 4 for a cache in the M14Kc core. The way-select array holds information to choose the way to be filled, as well as dirty bits in the case of the data cache.

Figure 7.1 shows the format of each line in the tag, data and way-select arrays without Parity enabled.

22 1 1 Tag (per way): PA Lock Valid 32 32 32 32 Data (per way): Word2 Word1 Word3 Word0 1-4 0-6 D Way-Select: Dirty LRU 0-6 I Way-Select: LRU

Figure 7.1 I-Cache and D-Cache Array Formats

Figure 7.2 shows the format of each line in the I-Cache tag, data and way-select arrays with Parity enabled.

Figure 7.2 I-Cache Array Formats




Figure 7.3 shows the format of each line in the D-Cache tag, data and way-select arrays with Parity enabled.

22 1 1 1 Tag (per way): Parity PA Valid Lock 1 8 9x14 1 8 Data (per way): Parity15 Byte15 Parity0 Byte0 ... 1 0-6 D Way-Select: Parity3 Dirty3 Dirty2 Parity1 Dirty1 Parity0 Dirty0 Parity2 LRU

Figure 7.3 D-Cache Array Formats

A tag entry consists of the upper 22 bits of the physical address (bits [31:10]), one valid bit for the line, and a lock bit. A data entry contains the four 32-bit words in the line, for a total of 16 bytes. All four words in the line are present or not in the data array together, hence the single valid bit stored with the tag. Once a valid line is resident in the cache, byte, halfword, triple-byte or full word stores can update all or a portion of the words in that line. The tag and data entries are repeated for each of the n lines in the set, per the associativity.

A way-select entry holds bits choosing the way to be replaced according to a Least Recently Used (LRU) algorithm. The LRU information applies to all the ways and there is one way-select entry for all the ways in the set. The number of bits in the way-select entry depends on the set associativity. In a direct mapped cache (n=1), there is no need for LRU bits, since fills can only go to one place only. Table 7.3 shows the number of LRU bits required as a function of associativity. The array with way-select entries for the data cache also holds dirty bit(s) for the lines. One dirty bit is required per line, as shown in Table 7.3. The instruction cache only supports reads, hence only LRU entries are stored in the instruction way-select array.

Table 7.3 LRU and Dirty Width in Way-Select Array

Associativity (n)	LRU Bits	Dirty Bits (data cache only)
1	0	1
2	1	2

Table 7.3 LRU and Dirty Width in Way-Select Array

Associativity (n)	LRU Bits	Dirty Bits (data cache only)
3	3	3
4	6	4

#### 7.2.2 Cacheability Attributes

The M14Kc core supports the following cacheability attributes:

- *Uncached*: Addresses in a memory area indicated as uncached are not read from the cache. Stores to such addresses are written directly to main memory, without changing cache contents.
- Write-back with write allocation: Loads and instruction fetches first search the cache, reading main memory only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if the target address is cache resident. If it is resident, the cache contents are updated, but main memory is not written. If the cache lookup misses on a store, main memory is read to bring the line into the cache and merge it with the new store data. Hence, the allocation policy on a cache miss is read- or write-allocate. Data stores will update the appropriate dirty bit in the way-select array to indicate that the line contains modified data. When a line with dirty data is displaced from the cache, it is written back to memory.
- Write-through with no write allocation: Loads and instruction fetches first search the cache, reading main memory only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if the target address is cache resident. If it is resident, the cache contents are updated, and main memory is also written. If the cache lookup misses on a store, only main memory is written. Hence, the allocation policy on a cache miss is read-allocate only.
- Write-through with write allocation: Loads and instruction fetches first search the cache, reading main memory
  only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if
  the target address is cache resident. If it is resident, the cache contents are updated, and main memory is also
  written. If the cache lookup misses on a store, main memory is read to bring the line into the cache and merge it
  with the new store data. In addition, the store data is also written to main memory. Hence, the allocation policy
  on a cache miss is read- or write-allocate.

Some segments of memory employ a fixed caching policy; for example the kseg1 is always uncacheable. Other segments of memory allow the caching policy to be selected by software. Generally, the cache policy for these programmable regions is defined by a cacheability attribute field associated with that region of memory. See Chapter 3, "Memory Management of the M14Kc<sup>TM</sup> Core" on page 51 for further details.

#### 7.2.3 Replacement Policy

The replacement policy refers to how a way is chosen to hold an incoming cache line on a miss which will result in a cache fill, when a cache is at least two-way set associative. In a direct mapped cache (one-way set associative), the replacement policy is irrelevant since there is only one way available. The replacement policy is least recently used (LRU), but excluding any locked ways. The LRU bit(s) in the way-select array encode the order in which ways on that line have been accessed.

On a cache miss, the lock and LRU bits for the tag and way-select entries of the selected line may be used to determine the way which will be chosen. The number of lock bits and the number of LRU bits depend on the set associativity of the cache.

The LRU field in the way select array is updated as follows:

- On a cache hit, the associated way is updated to be the most recently used. The order of the other ways relative to each another is unchanged.
- On a cache refill, the filled way is updated to be the most recently used.
- On CACHE instructions, the update of the LRU bits depends on the type of operation to be performed:
  - Index (Writeback) Invalidate: Least-recently used.
  - Index Load Tag: No update.
  - Index Store Tag, WST=0: Most-recently used if valid bit is set in *TagLo* CP0 register. Least-recently used if valid bit is cleared in *TagLo* CP0 register.
  - **Index Store Tag, WST=1:** Update the field with the contents of the *TagLo* CP0 register (refer to Table 7.5, Table 7.6 or Table 7.7 for the valid values of this field).
  - Index Store Data: No update.
  - Hit Invalidate: Least-recently used if a hit is generated, otherwise unchanged.
  - Fill: Most-recently used.
  - Hit (Writeback) Invalidate: Least-recently used if a hit is generated, otherwise unchanged.
  - Hit Writeback: No update.
  - Fetch and Lock: Most-recently used.

If all ways are valid, then any locked ways will be excluded from consideration for replacement. For the unlocked ways, the LRU bits are used to identify the way which has been used least recently, and that way is selected for replacement. If all ways are locked: Fill data will not fill into the cache, and Write-back stores turn into Write-through Write-allocate stores.

If the way selected for replacement has its dirty bit asserted in the way-select array, then that 16-byte line will be written back to memory before the new fill can occur.

## 7.2.4 Virtual Aliasing

Since the caches are virtually indexed and physically tagged, a potential issue referred to as *virtual aliasing* might exist. Virtual aliasing occurs if the virtual bits used to index a cache array are not consistent with the overlapping physical bits, after the virtual address has been translated to a physical address. The possibility of virtual aliasing only occurs in address regions which are mapped through a TLB-based memory management unit, so it is only relevant when TLB option is selected for MMU implementation, otherwise it contains a fixed memory management unit.

In TLB-mapped address regions, virtual aliasing may occur if the cache size per way is greater than the page size. For example, consider a 16 KB cache organized as 2-way set associative. The size per way is then 8 KB, so virtual address bits [12:0] are used to index the array. If the address is in a translated region with a page size of 4 KB, then address bits [11:0] are untranslated but address bits [31:12] will be mapped and for these bits the virtual and physical addresses may be different. In this example, bit [12] could pose a potential problem due to virtual aliasing. Imagine two virtual addresses, VA0 and VA1, whose only difference is the value of bit [12], which map to the same physical address. These two virtual addresses would be indexed to two different lines by the cache, even though they were intended to represent the same physical address. Then if a program does a load using VA0 and a store using VA1, or vice-versa, the cache may not return the expected data.

Table 7.4 shows the overlapped virtual/physical address bits which could potentially be involved in virtual aliasing, given the possible minimum page sizes and cache way sizes supported by the M14Kc core. Virtual aliasing is generally only a problem for the D-cache, since stores don't happen to the I-cache. No special hardware mechanism is provided to prevent the possibility of virtual aliasing, so it must be handled by software. The software solution must ensure that the mapping of virtual address bits which overlap with physical address bits be handled consistently. The simplest approach is to ensure that the overlapping bits are unity-mapped (VA equals PA).

**Table 7.4 Potential Virtual Aliasing Bits** 

Minimum Page Size (KB)	Cache Way Size (KB)	Overlapped address bits with possible aliasing
1	2	[10]
	4	[11:10]
	8	[12:10]
	16	[13:10]
4	8	[12]
	16	[13:12]
8	16	[13]

A related issue can occur in virtually indexed, physically tagged caches if the number of physical bits stored in the tag array do not fully overlap the physically translated bits for the smallest page size. For the M14Kc core, there are always 22 address bits stored in the cache tag, representing bits [31:10] of the physical address. Since the minimum page size is 1 KB for the M14Kc, with bits [31:10] physically translated by the TLB, the cache tag size does overlap the translated bits and this issue will not occur.

#### 7.3 Instruction Cache

The instruction cache (I-cache) is an optional on-chip memory block of up to 64 KB. The virtually indexed, physically tagged cache allows the virtual-to-physical address translation to occur in parallel with the cache access rather than having to wait for the physical address translation.

The core supports instruction cache locking. Cache locking allows critical code or data segments to be locked into the cache on a "per-line" basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache locking function is always enabled on all instruction cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

#### 7.4 Data Cache

The data cache (D-cache) is an optional on-chip memory block of up to 64 KB. The virtually indexed, physically tagged cache allows the virtual-to-physical address translation to occur in parallel with the cache access rather than having to wait for the physical address translation.

The core also supports a data cache locking mechanism identical to the instruction cache. Critical data segments to be locked into the cache on a "per-line" basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a miss.

The cache locking function is always enabled on all data cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

### 7.5 CACHE Instruction

Both caches support the CACHE instructions, which allow users to manipulate the contents of the Data and Tag arrays, including the locking of individual cache lines. Note that before the CACHE instructions are allowed to execute, all initiated refills are completed and stores are sent to the write buffer. The CACHE instructions are described in detail in Chapter 11, "M14Kc<sup>TM</sup> Processor Core Instructions" on page 288.

The CACHE Index Load Tag and Index Store Tag instructions can be used to read and write the WS-RAM by setting the WST bit in the ErrCtl register. (The ErrCtl register is described in Section 5.2.48, "ErrCtl Register (CP0 Register 26, Select 0)" on page 183.) Note that when the WST bit is zero, the CACHE index instructions access the cache Tag array.

Not all values of the WS field are valid for defining the order in which the ways are selected. This is only an issue, however, if the WS-RAM is written after the initialization (invalidation) of the Tag array. Valid WS field encodings for way selection order is shown in Table 7.5, Table 7.6, and Table 7.7.

Table 7.5 Way Selection Encoding, 4 Ways

Selection Order <sup>1</sup>	WS[5:0]	Selection Order	WS[5:0]
0123	000000	2013	100010
0132	000001	2031	110010
0213	000010	2103	100110
0231	010010	2130	101110
0312	010001	2301	111010
0321	010011	2310	111110
1023	000100	3012	011001
1032	000101	3021	011011
1203	100100	3102	011101
1230	101100	3120	111101
1302	001101	3201	111011
1320	101101	3210	111111

<sup>1.</sup> The order is indicated by listing the least-recently used way to the left and the most-recently used way to the right, etc.

Table 7.6 Way Selection Encoding, 3 Ways

Selection Order <sup>1</sup>	WS[5:0] <sup>2</sup>	Selection Order	WS[5:0]
012	0xx00x	120	1xx10x
021	0xx01x	201	1xx01x
102 0xx10x		210	1xx11x

- 1. The order is indicated by listing the least-recently used way to the left and the most-recently used way to the right, etc.
- 2. A "?" indicates a don't care when written and unpredictable when read.

Table 7.7 Way Selection Encoding, 2 Ways

Selection Order <sup>1</sup>	WS[5:0] <sup>2</sup>	Selection Order	WS[5:0]
01	xxx0xx	10	xxx1xx

- 1. The order is indicated by listing the least-recently used way to the left and the most-recently used way to the right, etc.
- 2. A "?" indicates a don't care when written and unpredictable when read.

# 7.6 Software Cache Testing

Typically, the cache RAM arrays will be tested using BIST. It is, however, possible for software running on the processor to test all of the arrays. Of course, testing of the I-cache arrays should be done from an uncacheable space with interrupts disabled in order to maintain the cache contents. There are multiple methods for testing these arrays in software, only one is presented here.

### 7.6.1 I-Cache/D-cache Tag Arrays

These arrays can be tested via the Index Load Tag and Index Store Tag varieties of the CACHE instruction. Index Store Tag will write the contents of the *TagLo* register into the selected tag entry. Index Load Tag will read the selected tag entry into the *TagLo*.

# 7.6.2 I-Cache Data Array

This array can be tested using the Index Store Data and Index Load Tag varieties of the CACHE instruction. The Index Store Data variety is enabled by setting the WST bit in the ErrCtl register.

The precode bits in the array can be tested by setting the *PCO* bit in the *ErrCtl* register. This will write the *PCI* field in the *ErrCtl* register instead of calculating the precode bits on a write.

The parity bits in the array can be tested by setting the *PO* bit in the *ErrCtl* register. This will use the *Pl* field in *ErrCtl* instead of calculating the parity on a write.

The rest of the data bits are read/written to/from the DataLo and DataHi registers.

# 7.6.3 I-Cache WS Array

The testing of this array is very similar to the testing of the tag array. By setting the WST bit in the ErrCtl register, Index Load Tag and Index Store Tag CACHE instructions will read and write the WS array instead of the tag array.

### 7.6.4 D-Cache Data Array

This array can be tested using the Index Store Tag CACHE, SW, and LW instructions. First, use Index Store Tag to set the initial state of the tags to valid with a known physical address (PA). Write the array using SW instructions to the PAs that are resident in the cache. The value can then be read using LW instructions and compared to the expected data.

# 7.6.5 D-cache WS Array

The dirty bits in this array will be tested when the data tag is tested. The LRU bits can be tested using the same mechanism as the I-cache WS array.

# 7.7 Memory Coherence Issues

A cache presents coherency issues within the memory hierarchy which must be considered in the system design. Since a cache holds a copy of memory data, it is possible for another memory master to modify a memory location, thus making other copies of that location stale if those copies are still in use. A detailed discussion of memory coherence is beyond the scope of this document, but following are a few related comments.

The M14Kc processor contains no direct hardware support for managing coherency with respect to its caches, so it must be handled via system design or software. The M14Kc data cache supports either write-back or write-through protocols.

In write-through mode, all data writes will eventually be sent to memory. Due to write buffers, however, there could be a delay in how long it takes for the write to memory to actually occur. If another memory master updates cacheable memory which could also be in the M14Kc caches, then those locations may need to be flushed from the cache. The only way to accomplish this invalidation is by use of the CACHE instruction.

In write-back mode, data writes only go to the cache and not to memory. So the processor cache may contain the *only* copy of data in the system until that data is written to main memory. Dirty lines are only written to memory when displaced from the cache as a new line is filled or if explicitly forced by certain flavors of the CACHE or PREF instructions.

The SYNC instruction may also be useful to software enforcing memory coherence, as it flushes the M14Kc core's write buffers.

### Caches of the M14Kc™ Core

# Power Management of the M14Kc™ Core

The M14Kc processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports a WAIT instruction designed to signal the rest of the device that execution and clocking should be halted, reducing system power consumption during idle periods.

The core provides two mechanisms for system level low-power support discussed in the following sections.

- Section 8.1 "Register-Controlled Power Management"
- Section 8.2 "Instruction-Controlled Power Management"

# 8.1 Register-Controlled Power Management

The RP bit in the CP0 Status register enables a standard software mechanism for placing the system into a low power state. The state of the RP bit is available externally via the SI\_RP output signal. Three additional pins, SI\_EXL, SI\_ERL, and EJ\_DebugM support the power management function by allowing the user to change the power state if an exception or error occurs while the core is in a low power state.

Setting the RP bit of the CP0 Status register causes the core to assert the SI\_RP signal. The external agent can then decide whether to reduce the clock frequency and place the core into power down mode.

If an interrupt is taken while the device is in power down mode, that interrupt may need to be serviced depending on the needs of the application. The interrupt causes an exception which in turn causes the *EXL* bit to be set. The setting of the *EXL* bit causes the assertion of the *SI\_EXL* signal on the external bus, indicating to the external agent that an interrupt has occurred. At this time the external agent can choose to either speed up the clocks and service the interrupt or let it be serviced at the lower clock speed.

The setting of the *ERL* bit causes the assertion of the *SI\_ERL* signal on the external bus, indicating to the external agent that an error has occurred. At this time the external agent can choose to either speed up the clocks and service the error or let it be serviced at the lower clock speed.

Similarly, the *EJ\_DebugM* signal indicates that the processor is in debug mode. Debug mode is entered when the processor takes a debug exception. If fast handling of this is desired, the external agent can speed up the clocks.

The core provides four power down signals that are part of the system interface. Three of the pins change state as the corresponding bits in the CP0 Status register are set or cleared. The fourth pin indicates that the processor is in debug mode:

- The SI\_RP signal represents the state of the RP bit (27) in the CP0 Status register.
- The SI\_EXL signal represents the state of the EXL bit (1) in the CPO Status register.
- The SI ERL signal represents the state of the ERL bit (2) in the CPO Status register.

• The *EJ\_DebugM* signal indicates that the processor has entered debug mode.

# 8.2 Instruction-Controlled Power Management

The second mechanism for invoking power down mode is through execution of the WAIT instruction. If the bus is idle at the time the WAIT instruction reaches the M stage of the pipeline the internal clocks are suspended and the pipeline is frozen. However, the internal timer and some of the input pins ( $SI\_Int[5:0]$ ,  $SI\_NMI$ ,  $SI\_Reset$ ,  $SI\_COIdReset$ , and  $EJ\_DINT$ ) continue to run. If the bus is not idle at the time the WAIT instruction reaches the M stage, the pipeline stalls until the bus becomes idle, at which time the clocks are stopped. When the CPU is in instruction controlled power management mode, any enabled interrupt, NMI, debug interrupt, or reset condition causes the CPU to exit this mode and resume normal operation. While the part is in this low-power mode, the  $SI\_SLEEP$  signal is asserted to indicate to external agents what the state of the chip is.

# EJTAG Debug Support in the M14Kc™ Core

The EJTAG debug logic in the M14Kc processor core provides three optional modules:

- 1. Hardware breakpoints
- 2. Test Access Port (TAP) for a dedicated connection to a debug host
- 3. Tracing of program counter/data address/data value trace to On-chip memory or to a Trace probe

These features are covered in the following sections:

- Section 9.1 "Debug Control Register"
- Section 9.2 "Hardware Breakpoints"
- Section 9.3 "Complex Breakpoint Usage"
- Section 9.4 "Test Access Port (TAP)"
- Section 9.5 "EJTAG TAP Registers"
- Section 9.6 "TAP Processor Accesses"
- Section 9.7 "SecureDebug"
- Section 9.8 "iFlowtrace<sup>TM</sup> Mechanism"
- Section 9.9 "PC/Data Address Sampling"
- Section 9.10 "Fast Debug Channel"
- Section 9.11 "cJTAG Interface"

# 9.1 Debug Control Register

The *Debug Control Register (DCR)* register controls and provides information about debug issues, and is always provided with the CPU core. The register is memory-mapped in drseg at offset 0x0.

The *DataBrk* and *InstBrk* bits indicate if hardware breakpoints are included in the implementation, and debug software is expected to read hardware breakpoint registers for additional information.

Hardware and software interrupts are maskable for non-debug mode with the *INTE* bit, which works in addition to the other mechanisms for interrupt masking and enabling. NMI is maskable in non-debug mode with the *NMIE* bit, and a pending NMI is indicated through the *NMIP* bit.

The SRE bit allows implementation-dependent masking of none, some or all sources for soft reset. The soft reset masking may only be applied to a soft reset source if that source can be efficiently masked in the system, thus resulting in no reset at all. If that is not possible, then that soft reset source should not be masked, since a partial soft reset may cause the system to fail or hang. There is no automatic indication of whether the SRE is effective, so the user must consult system documentation.

The *PE* bit reflects the *ProbEn* bit from the *EJTAG Control* register (*ECR*), whereby the probe can indicate to the debug software running on the CPU if the probe expects to service dmseg accesses. The reset value in the table below takes effect on both hard and soft resets.

Figure 9.1 DCR Register Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EJTAG_Brk_ Override	0	ENM	(	)	PCIM	PCno ASID	DASQ	DASe	DAS		0		FDC Impl	Data Brk	Inst Brk
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IVM	DVM	C	)	RD Vec	СВТ	PCS		PCR		PCSe	IntE	NMIE	NMI pend	SRstE	Prob En

**Table 9.1 DCR Register Field Descriptions** 

Fiel	ds		Read /	Reset
Name Bits		Description	Write	State
EJTAG_Brk _Override	31	Override <i>EjtagBrk</i> and <i>DINT</i> disable. Refer to Section 9.7 "SecureDebug".	R/W If not	0
		Re-enable <i>EjtagBrk</i> and <i>DINT</i> signal during boot.	imple- mented,	
		Allows <i>EjtagBrk</i> to be asserted by an EJTAG probe (or assertion of <i>DINT</i> signal), resulting in a request for a Debug Interrupt exception from the processor. This provides a means of recovering the cpu from crash, hang, loop or low-power mode.	must be written as zero; return zeros on reads.	
		This feature can allow a Debug Executive to communicate with the probe over the Fast Debug Channel (FDC) and provides a host-based debugger the ability to query the target processor via Debug Executive commands, useful for determining cause of hang.	Journal of the Control of the Contro	
		Software can write this bit and read back to determine if the Secure Debug feature is implemented.		
ENM	29	Endianess in which the processor is running in kernel and Debug Mode:	R	Externally Set
		Encoding Meaning		
		0 Little endian		
		1 Big endian		

Table 9.1 DCR Register Field Descriptions (Continued)

Fiel	ds		Bood /	Beset
Name	Bits	Description	Read / Write	Reset State
PCIM	26	Configure PC Sampling to capture all executed addresses or only those that miss the instruction cache This feature is not supported and this bit will read as 0.  Encoding Meaning	R	0
		0 All PCs captured		
		1 Capture only PCs that miss the cache.		
PCnoASID	25	Controls whether the PCSAMPLE scan chain includes or omits the <i>ASID</i> field An ASID is always included, so this bit will read as 0.	R	0
		Encoding Meaning		
		0 ASID included in PCSAMPLE scan		
		1 ASID omitted from PCSAMPLE scan		
DASQ	24	Qualifies Data Address Sampling using a data breakpoint. Data address sampling is not supported so this bit will read as 0	R	0
		Encoding Meaning		
		0 All data addresses are sampled		
		Sample matches of data breakpoint 0		
DASe	23	Enables Data Address Sampling Data address sampling is not supported so this bit will read as 0	R	0
		Encoding Meaning		
		0 Data Address sampling disabled.		
		1 Data Address sampling enabled.		
DAS	22	Indicates if the Data Address Sampling feature is implemented. Data address sampling is not supported so this bit will read as 0.	R	0
		Encoding Meaning		
		0 No DA Sampling implemented		
		1 DA Sampling implemented		
FDCImpl	18	Indicates if the fast debug channel is implemented	R	1
		Encoding Meaning		
		0 No fast debug channel implemented		
		1 Fast debug channel implemented		

Table 9.1 DCR Register Field Descriptions (Continued)

Field	ds		Deed /	Dagat
Name	Bits	Description	Read / Write	Reset State
DataBrk	17	Indicates if data hardware breakpoint is implemented:	R	Preset
		Encoding Meaning		
		0 No data hardware breakpoint imple-		
		mented  1 Data hardware breakpoint imple-		
		mented		
InstBrk	16	Indicates if instruction hardware breakpoint is implemented:	R	Preset
		Encoding Meaning		
		0 No instruction hardware breakpoint implemented		
		1 Instruction hardware breakpoint implemented		
IVM	15	Indicates if inverted data value match on data hardware breakpoints is implemented:	R	Preset
		Encoding Meaning		
		0 No inverted data value match on data hardware breakpoints implemented		
		1 Inverted data value match on data hardware breakpoints implemented		
DVM	14	Indicates if a data value store on a data value breakpoint match is implemented:	R	Preset
		Encoding Meaning		
		0 No data value store on a data value		
		breakpoint match implemented		
		Data value store on a data value break- point match implemented		
RDVec	11	Enables relocation of the debug exception vector. The value in the DebugVectorAddr register is used for	R/W	0
		EJTAG exceptions when <i>ProbTrap</i> =0,and <i>RDVec</i> =1.		
CBT	10	Indicates if complex breakpoint block is implemented:	R	Preset
		Encoding Meaning		
		0 No complex breakpoint block implemented		
		1 Complex breakpoint block imple-		
		mented		

Table 9.1 DCR Register Field Descriptions (Continued)

Field	ds		Dood /	Decet
Name	Bits	Description	Read / Write	Reset State
PCS	9	Indicates if the PC Sampling feature is implemented.	R	1
		Encoding Meaning		
		0 No PC Sampling implemented		
		1 PC Sampling implemented		
PCR	8:6	PC Sampling rate. Values 0 to 7 map to values 2 <sup>5</sup> to 2 <sup>12</sup> cycles, respectively. That is, a PC sample is written out every 32, 64, 128, 256, 512, 1024, 2048, or 4096 cycles respectively. The external probe or software is allowed to set this value to the desired sample rate.	R/W	7
PCSe	5	If the PC sampling feature is implemented, then indicates whether PC sampling is initiated or not. That is, a value of 0 indicates that PC sampling is not enabled and when the bit value is 1, then PC sampling is enabled and the counters are operational.	R/W	0
IntE	4	Hardware and software interrupt enable for Non-Debug Mode, in conjunction with other disable mechanisms:	R/W	1
		Encoding Meaning		
		0 Interrupt disabled		
		1 Interrupt enabled depending on other enabling mechanisms		
NMIE	3	Non-Maskable Interrupt (NMI) enable for Non-Debug Mode:	R/W	1
		Encoding Meaning		
		0 NMI disabled		
		1 NMI enabled		
NMIpend	2	Indication for pending NMI:	R	0
		Encoding Meaning		
		0 No NMI pending		
		1 NMI pending		
SRstE	1	Soft Reset Enable This bit allows the system to mask soft resets. The core does not internally mask soft resets. Rather the state of this bit appears on the <i>EJ_SRstE</i> external output signal, allowing the system to mask soft resets if desired.	R/W	1

**Table 9.1 DCR Register Field Descriptions (Continued)** 

Fiel	ds			Read /	Reset
Name	Bits		Description	Write	State
ProbEn	0		Probe Enable. This bit reflects the <i>ProbEn</i> bit in the <i>EJTAG Control</i> register:		Same value as <i>ProbEn</i> in <i>ECR</i>
		Encoding	Meaning		(see Table 9-4)
		0	No accesses to dmseg allowed		9-4)
		1	Accesses to dmseg by EJTAG probe services allowed		
0	30, 28:27, 21:19, 13:12	Must be writt	en as zeros; return zeros on reads.	0	0

# 9.2 Hardware Breakpoints

Hardware breakpoints provide for the comparison by hardware of executed instructions and data load/store transactions. It is possible to set instruction breakpoints on addresses even in ROM area. Data breakpoints can be set to cause a debug exception on a specific data transaction. Instruction and data hardware breakpoints are alike for many aspects, and are thus described in parallel in the following. The term hardware is not generally added to breakpoint, unless required to distinguish it from a software breakpoint.

There are two types of simple hardware breakpoints implemented in the M14Kc core: Instruction breakpoints and Data breakpoints. The M14Kc core may also contain a complex breakpoint unit.

A core may be configured with the following breakpoint options:

- No data or instruction breakpoints, without complex break support
- Two instruction and one data breakpoint, without complex break support
- Four instruction and two data breakpoints, without complex break support
- Six instruction and two data breakpoints, without support for complex breaks
- Six instruction and two data breakpoints, with support for complex breaks
- Eight instruction and four data breakpoints, without support for complex breaks
- Eight instruction and four data breakpoints, with support for complex breaks

Instruction breaks occur on instruction fetch operations, and the break is set on the virtual address on the bus between the CPU and the instruction cache. Instruction breaks can also be made on the ASID value used by the MMU. Finally, a mask can be applied to the virtual address to set breakpoints on a range of instructions.

Instruction breakpoints compare the virtual address of the executed instructions (the value of PC) and the ASID with the registers for each instruction breakpoint, including masking of address and ASID. When an instruction breakpoint

matches, a debug exception and/or a trigger is generated. An internal bit in the instruction breakpoint registers is set to indicate that the match occurred.

### 9.2.1 Data Breakpoints

Data breakpoints occur on load/store transactions. Breakpoints are set on virtual address and ASID values, similar to the Instruction breakpoint. Data breakpoints can be set on a load, a store, or both. Data breakpoints can also be set based on the value of the load/store operation. Finally, masks can be applied to both the virtual address and the load/store value.

Data breakpoints compare the transaction type (TYPE), which may be load or store, the virtual address of the transaction (ADDR), the ASID, accessed bytes (BYTELANE) and data value (DATA), with the registers for each data breakpoint including masking or qualification on the transaction properties. When a data breakpoint matches, a debug exception and/or a trigger is generated, and an internal bit in the data breakpoint registers is set to indicate that the match occurred. The match is precise in that the debug exception or trigger occurs on the instruction that caused the breakpoint to match.

# 9.2.2 Complex Breakpoints

The complex breakpoint unit utilizes the instruction and data breakpoint hardware and looks for more specific matching conditions. There are several different types of enabling that allow more exact breakpoint specification. Tuples add an additional condition to data breakpoints of requiring an instruction breakpoint on the same instructions. Pass counters are counters that decrement each time a matching breakpoint condition is taken. When the counter reaches 0, the break or trigger effect of the breakpoint is enabled. Priming allows a breakpoint to only be enabled when another trigger condition has been detected. Data qualification allows instruction breakpoints to only be enabled when a corresponding load data triggerpoint has matched both address and data. Data qualified breakpoints are also disabled if a load is executed that matches on the address portion of the triggerpoint, but has a mismatching data value. The complex breakpoint features can be combined to create very complex sequences to match on.

In addition to the breakpoint logic, the complex break unit also includes a Stopwatch Timer block. This counter can be used to measure time spent in various sections. It can either be free-running, or it can be set up to start and stop counting based on a trigger from instruction breakpoints.

### 9.2.3 Conditions for Matching Breakpoints

A number of conditions must be fulfilled in order for a breakpoint to match on an executed instruction or a data transaction, and the conditions for matching instruction and data breakpoints are described below. The breakpoints only match for instructions executed in non-debug mode, thus never on instructions executed in debug mode.

The match of an enabled breakpoint can either generate a debug exception or a trigger indication. The *BE* and/or *TE* bits in the *IBCn* or *DBCn* registers are used to enable the breakpoints.

Debug software should not configure breakpoints to compare on an ASID value unless a TLB is present in the implementation.

### 9.2.3.1 Conditions for Matching Instruction Breakpoints

There are two methods for matching conditions:, Equality and Mask or Address Range.

#### **Equality and Mask**

When an instruction breakpoint is enabled, that breakpoint is evaluated for the address of every executed instruction in non-debug mode, including execution of instructions at an address causing an address error on an instruction fetch. The breakpoint is not evaluated on instructions from a speculative fetch or execution, nor for addresses which are unaligned with an executed instruction.

A breakpoint match depends on the virtual address of the executed instruction (PC) which can be masked at bit level, and match also can include an optional compare of ASID value. The registers for each instruction breakpoint have the values and mask used in the compare, and the equation that determines the match is shown below in C-like notation.

The match indication for instruction breakpoints is always precise, i.e. indicated on the instruction causing the IB\_match to be true.

#### Address Range

Cores may optionally support the address range triggered instruction breakpoints. When this feature is configured, the following changes are made to the instruction breakpoint registers:

- IBAn: represents the upper limit of a address range boundary
- *IBMn*: represents the lower limit of the address range boundary

In addition, the following bits must be supported:

*IBCn[6].hwarts*: a preset value of 1 indicates that the address range triggered instruction breakpoint feature is supported for this particular instruction breakpoint channel. This bit is read-only.

*IBCn*[5].excl: a value of 0 indicates that the breakpoint will match for addresses inclusive (within) the range defined by *IBMn* and *IBAn*. A value of 1 indicates that the breakpoint will match for addresses exclusive (outside) to the range defined by *IBMn* and *IBAn*. This bit is writeable.

*IBCn[4].hwart*: a value of 0 indicates that the breakpoint will match using the "Equality and Mask" equation as found in Section 9.2.3.1 "Conditions for Matching Instruction Breakpoints". A value of 1 indicates that the breakpoint will match using address ranges using the equation below:

Or if microMIPS is supported:

```
IB_range_match =
(!IBCnTCuse || ( TC == IBCnTC ) ) &&
( ! IBCnASIDuse || ( ASID == IBASIDnASID ) ) &&
```

Also note that addresses that overlap a boundary is considered for both exclusive and inclusive breakpoint matches.

#### 9.2.3.2 Conditions for Matching Data Breakpoints

There are two methods for matching conditions, namely 1) by Equality and Mask or 2) by Address Range:

#### **Equality and Mask**

When a data breakpoint is enabled, that breakpoint is evaluated for every data transaction due to a load/store instruction executed in non-debug mode, including load/store for coprocessor, and transactions causing an address error on data access. The breakpoint is not evaluated due to a PREF instruction or other transactions which are not part of explicit load/store transactions in the execution flow, nor for addresses which are not the explicit load/store source or destination address.

A breakpoint match depends on the transaction type (TYPE) as load or store, the address, and optionally the data value of a transaction. The registers for each data breakpoint have the values and mask used in the compare, and the equation that determines the match is shown below in C-like notation.

The overall match equation is the DB\_match.

The match on the address part, DB\_addr\_match, depends on the virtual address of the transaction (ADDR), the ASID value, and the accessed bytes (BYTELANE) where BYTELANE[0] is 1 only if the byte at bits [7:0] on the bus is accessed, and BYTELANE[1] is 1 only if the byte at bits [15:8] is accessed, etc. The DB\_addr\_match is shown below.

The size of *DBCn*<sub>BAI</sub> and BYTELANE is 4 bits.

Data value compare is included in the match condition for the data breakpoint depending on the bytes (BYTELANE as described above) accessed by the transaction, and the contents of breakpoint registers. The DB\_no\_value\_compare is shown below.

```
DB_no_value_compare =  ( <all 1's> == ( DBCn_{BLM} \mid DBCn_{BAT} \mid \sim BYTELANE ) ) )
```

The size of  $\mathsf{DBCn}_\mathsf{BLM}$ ,  $\mathsf{DBCn}_\mathsf{BAI}$  and  $\mathsf{BYTELANE}$  is 4 bits.

In case a data value compare is required, DB\_no\_value\_compare is false, then the data value from the data bus (DATA) is compared and masked with the registers for the data breakpoint. The *DBCIVM* bit inverts the sense of the match - if set, the value match term will be high if the data value is not the same as the data in the *DBVn* register. The endianess is not considered in these match equations for value, as the compare uses the data bus value directly, thus debug software is responsible for setup of the breakpoint corresponding with endianess.

The match for a data breakpoint is always precise, since the match expression is fully evaluated at the time the load/store instruction is executed. A true DB\_match can thereby be indicated on the very same instruction causing the DB\_match to be true.

#### Address Range

Cores may optionally support the address range triggered data breakpoints. When this feature is configured, the following changes are made to the data breakpoint registers:

- DBAn: represents the upper limit of a address range boundary
- DBMn: represents the lower limit of the address range boundary

In addition, the following bits must be supported:

DBCn[10]. hwarts: a preset value of 1 indicates that the address range triggered data breakpoint feature is supported for this particular data breakpoint channel. This bit is read-only.

DBCn[9].exc: a value of 0 indicates that the breakpoint will match for addresses inclusive (within) the range defined by DBMn and DBAn. A value of 1 indicates that the breakpoint will match for addresses exclusive (outside) to the range defined by DBMn and DBAn. This bit is writeable.

DBCn[8].hwart: a value of 0 indicates that the breakpoint will match using the "Equality and Mask" equation as found in Section 9.2.3.2 "Conditions for Matching Data Breakpoints". A value of 1 indicates that the breakpoint will match using address ranges using the equation below:

When address range triggered data breakpoints is enabled, *DBCn.BLM*[3:0] must be set to 4'b1111 because value matching is not supported with this feature. Addresses that overlap a boundary is considered for both exclusive and inclusive breakpoint matches.

# 9.2.4 Debug Exceptions from Breakpoints

Instruction and data breakpoints may be set up to generate a debug exception when the match condition is true, as described below.

#### 9.2.4.1 Debug Exception by Instruction Breakpoint

If the breakpoint is enabled by BE bit in the IBCn register, then a debug instruction break exception occurs if the IB\_match equation is true. The corresponding BS[n] bit in the IBS register is set when the breakpoint generates the debug exception.

The debug instruction break exception is always precise, so the *DEPC* register and *DBD* bit in the *Debug* register point to the instruction that caused the IB match equation to be true.

The instruction receiving the debug exception does not update any registers due to the instruction, nor does any load or store by that instruction occur. Thus a debug exception from a data breakpoint can not occur for instructions receiving a debug instruction break exception.

The debug handler usually returns to the instruction causing the debug instruction break exception, whereby the instruction is executed. Debug software is responsible for disabling the breakpoint when returning to the instruction, otherwise the debug instruction break exception reoccurs.

#### 9.2.4.2 Debug Exception by Data Breakpoint

If the breakpoint is enabled by *BE* bit in the *DBCn* register, then a debug exception occurs when the *DB\_match* condition is true. The corresponding *BS[n]* bit in the *DBS* register is set when the breakpoint generates the debug exception.

A debug data break exception occurs when a data breakpoint indicates a match. In this case the *DEPC* register and *DBD* bit in the *Debug* register points to the instruction that caused the DB\_match equation to be true.

The instruction causing the debug data break exception does not update any registers due to the instruction, and the following applies to the load or store transaction causing the debug exception:

- A store transaction is not allowed to complete the store to the memory system.
- A load transaction with no data value compare, i.e. where the DB\_no\_value\_compare is true for the match, is not allowed to complete the load.
- A load transaction for a breakpoint with data value compare must occur from the memory system, since the value is required in order to evaluate the breakpoint.

The result of this is that the load or store instruction causing the debug data break exception appears as not executed, with the exception that a load from the memory system does occur for a breakpoint with data value compare, but the register file is not updated by the load.

If both data breakpoints without and with data value compare would match the same transaction and generate a debug exception, then the following rules apply with respect to updating the BS[n] bits.

### EJTAG Debug Support in the M14Kc™ Core

- On both a load and store the BS[n] bits are required to be set for all matching breakpoints without a data value compare.
- On a store the BS[n] bits are allowed but not required to be set for all matching breakpoints with a data value compare, but either all or none of the BS[n] bits must be set for these breakpoints.
- On a load then none of the BS[n] bits for breakpoints with data value compare are allowed to be set, since the load is not allowed to occur due to the debug exception from a breakpoint without a data value compare, and a valid data value is therefore not returned.

Any BS[n] bit set prior to the match and debug exception are kept set, since BS[n] bits are only cleared by debug software.

The debug handler usually returns to the instruction causing the debug data break exception, whereby the instruction is re-executed. This re-execution may result in a repeated load from system memory, since the load may have occurred previously in order to evaluate the breakpoint as described above. I/O devices with side effects on loads may not be re-accessible without changing the system behavior. The Load Data Value register was introduced to capture the value that was read and allow debug software to synthesize the load instruction without re-accessing memory. Debug software is responsible for disabling breakpoints when returning to the instruction, otherwise the debug data break exception will reoccur.

### 9.2.5 Breakpoint Used as Triggerpoint

Both instruction and data hardware breakpoints can be setup by software so that a matching breakpoint does not generate a debug exception, but only an indication through the BS[n] bit. The TE bit in the IBCn or DBCn register controls if an instruction or data breakpoint is used as a so-called triggerpoint. The triggerpoints are, like breakpoints, only compared for instructions executed in non-debug mode.

The BS[n] bit in the IBS or DBS register is set when the respective IB match or DB match bit is true.

The triggerpoint feature can be used to start and stop tracing.

### 9.2.6 Instruction Breakpoint Registers

The registers for instruction breakpoints are described below. These registers have implementation information and are used to set up the instruction breakpoints. All registers are in drseg, and the addresses are shown in Table 9.2.

Mnemonic	Register Name and Description			
IBS	Instruction Breakpoint Status			
0x1100 + n * 0x100				
IBMn	Instruction Breakpoint Address Mask n			
IBASIDn	Instruction Breakpoint ASID n			
IBCn	Instruction Breakpoint Control n			
IBCCn	Instruction Breakpoint Complex Control n			
IBPCn	Instruction Breakpoint Pass Counter n			
	IBAn IBMn IBASIDn IBCn IBCCn			

**Table 9.2 Addresses for Instruction Breakpoint Registers** 

An example of some of the registers; *IBA0* is at offset 0x1100 and *IBC2* is at offset 0x1318.

### 9.2.6.1 Instruction Breakpoint Status (IBS) Register (0x1000)

The *Instruction Breakpoint Status* (*IBS*) register holds implementation and status information about the instruction breakpoints. This register is required only if instruction breakpoints are implemented.

#### Figure 9.2 IBS Register Format

31	30	29 28	27 24	23 6	5	0
Res	ASIDsup	Res	BCN	Res	BS	

### **Table 9.3 IBS Register Field Descriptions**

Fields Name Bit(s)			Read/Wr	
		Description	ite	Reset State
Res	31	Must be written as zero; returns zero on read.	R	0
ASIDsup	30	Indicates that ASID compare is supported in instruction breakpoints.  0: No ASID compare.  1: ASID compare (    IBASIDn register implemented).	R	1
Res	29:28	Must be written as zero; returns zero on read.	R	0
BCN	27:24	Number of instruction breakpoints implemented.	R	0, 2, 4, 6 or 8 <sup>a</sup>
Res	23:8	Must be written as zero; returns zero on read.	R	0
BS	7:0	Break status for breakpoint n is at BS[n], with n from 0 to 7 <sup>b</sup> . The bit is set to 1 when the condition for the corresponding breakpoint has matched and IBCnTE or IBCnBE are set	R/W	Undefined

<sup>[</sup>a] Based on actual hardware implemented.

#### 9.2.6.2 Instruction Breakpoint Address n (IBAn) Register (0x1100 + n \* 0x100)

The Instruction Breakpoint Address n (IBAn) register has the address used in the condition for instruction breakpoint n. This register is required only if instruction breakpoints are implemented.

Figure 9.3 IBAn Register Format



### **Table 9.4 IBAn Register Field Descriptions**

Fields			Read/W	
Name	Bit(s)	Description	rite	Reset State
IBA	31:0	Instruction breakpoint address for condition.	R/W	Undefined

<sup>[</sup>b] In case of fewer than 8 Instruction breakpoints the upper bits become reserved.

### 9.2.6.3 Instruction Breakpoint Address Mask n (IBMn) Register (0x1108 + n\*0x100)

The Instruction *Breakpoint Address Mask n (IBMn)* register has the mask for the address compare used in the condition for instruction breakpoint n. A 1 indicates that the corresponding address bit will not be considered in the match. A mask value of all 0's would require an exact address match, while a mask value of all 1's would match on any address. This register is required only if instruction breakpoints are implemented.

Figure 9.4 IBMn Register Format




#### Table 9.5 IBMn Register Field Descriptions

Fields				Read/W	
Name	Bit(s)		Description	rite	Reset State
IBM	31:0	Instruction b	reakpoint address mask for condition:	R/W	Undefined
		Encoding	Meaning		
		0	Corresponding address bit not masked.		
		1	Corresponding address bit masked.		

# 9.2.6.4 Instruction Breakpoint ASID n (IBASIDn) Register (0x1110 + n\*0x100)

The *Instruction Breakpoint ASID n* (*IBASIDn*) register has the ASID value used in the compare for instruction breakpoint n. The number of bits in the *ASID* field is 8, to match the ASID size in the TLB. This register is required only if instruction breakpoints are implemented.

### Figure 9.5 IBASIDn Register Format



### **Table 9.6 IBASIDn Register Field Descriptions**

Fields				
Name	Bit(s)	Description	ite	Reset State
Res	31:8	Must be written as zero; returns zero on read.	R	0
ASID	7:0	Instruction breakpoint ASID value for a compare.	R/W	Undefined

### 9.2.6.5 Instruction Breakpoint Control n (IBCn) Register (0x1118 + n\*0x100)

The Instruction Breakpoint Control n (IBCn) register controls the setup of instruction breakpoint n. This register is required only if instruction breakpoints are implemented.

# Figure 9.6 IBCn Register Format



# **Table 9.7 IBCn Register Field Descriptions**

Field	ds			
Name	Bits	Description	Read/Write	Reset State
Res	31:24	Must be written as zero; returns zero on read.	R	0
ASIDuse	23	Use ASID value in compare for instruction breakpoint	n: R/W	Undefined
		Encoding Meaning		
		0 Don't use ASID value in compare		
		1 Use ASID value in compare		
Res	22:7	Must be written as zero; returns zero on read.	R	0
hwarts	6	A preset value of 1 indicates that the address- range triggered instruction breakpoint feature is supported for thi particular instruction breakpoint channel.		Preset
excl	5	A value of 0 indicates that the breakpoint will match fo addresses within (inclusive of) the range defined by <i>IBMn</i> and <i>IBAn</i> . A value of 1 indicates that the breakpoint will match for addresses outside (exclusive to) the range defined by <i>IBMn</i> and <i>IBAn</i> .		0
hwart	4	A value of 0 indicates that the breakpoint will match using the "Equality and Mask" equation as found section under 9.2.3.1 "Conditions for Matching Instruction Breakpoints".  A value of 1 indicates that the breakpoint will match using the "Address Range" equation in section 9.2.3.1 "Conditions for Matching Instruction Breakpoints"	R/W	0
Res	3	Must be written as zero; returns zero on read.	R	0
TE	2	Use instruction breakpoint n as triggerpoint:	R/W	0
		Encoding Meaning		
		0 Don't use it as triggerpoint		
		1 Use it as triggerpoint		
Res	1	Must be written as zero; returns zero on read.	R	0
BE	0	Use instruction breakpoint n as breakpoint:	R/W	0
		Encoding Meaning		
		0 Don't use it as breakpoint		
		1 Use it as breakpoint		

### 9.2.6.6 Instruction Breakpoint Complex Control n (IBCCn) Register (0x1120 + n\*0x100)

The Instruction *Breakpoint Complex Control n (IBCCn)* register controls the complex break conditions for instruction breakpoint *n*. This register is required only if complex breakpoints are implemented and only for implemented instruction breakpoints.

Figure 9.7 IBCCn Register Format



Table 9.8 IBCCn Register Field Descriptions

Field	ds			Reset State	
Name	Bits	Description	Read/Write		
Res	31:14, 3:0	Must be written as zero; returns zero on read.	R	0	
PrCnd	13:12	Upper bits of priming condition for instruction breakpoint n. The M14Kc core only supports 4 priming conditions, so the upper 2 bits are read as 0.	R	0	
PrCnd	11:10	Priming condition for instruction breakpoint n. 00 - Bypass, no priming needed Other - Varies depending on the break number; refer to Table 9.10 for mapping.	R/W	0	
CBE	9	Complex Break Enable. Enables this breakpoint for use in a complex sequence as a priming condition for another breakpoint, to start or stop the stopwatch timer, or as part of a tuple breakpoint.	R/W	0	
DBrkNum	8:5	Indicates which data breakpoint channel is used to qualify this instruction breakpoint.	R	6I/2D Complex Breakpoint Configuration: IBCC02 - 0 IBCC36 - 1  8I/4D Complex Breakpoint Configuration: IBCC01 - 0 IBCC23 - 1 IBCC45 - 2 IBCC67 - 3	
Q	4	Qualify this breakpoint based on the data breakpoint indicated in <i>DBrkNum</i> .  0 - Not dependent on qualification  1 - Breakpoint must be qualified to be taken	R/W	0	

### 9.2.6.7 Instruction Breakpoint Pass Counter n (IBPCn) Register (0x1128 + n\*0x100)

The Instruction *Breakpoint Pass Counter n (IBPCn)* register controls the pass counter associated with instruction breakpoint *n*. This register is required only if complex breakpoints are implemented and only for implemented instruction breakpoints.

If complex breakpoints are implemented, there will be an 8b pass counter for each of the instruction breakpoints on the M14Kc core.

Figure 9.8 IBPCn Register Format



**Table 9.9 IBPCn Register Field Descriptions** 

Fiel	ds			
Name Bits		Description	Read/Write	Reset State
0	31:8	Ignored on write, returns zero on read.	R	0
PassCnt	7:0	Prevents a break/trigger action until the matching conditions on breakpoint n have been seen this number of times.  Each time the matching condition is seen, this value will be decremented by 1. When the value reaches 0, subsequent matches will cause a break or trigger as requested and the counter will stay at 0.  The break or trigger action is imprecise if the <i>PassCnt</i> register was last written to a non-zero value. It will remain imprecise until this register is written to 0 by software.  The instruction pass counter should not be set on instruction breakpoints that are being used as part of a tuple breakpoint.	R/W	0

# 9.2.7 Data Breakpoint Registers

The registers for data breakpoints are described below. These registers have implementation information and are used the setup the data breakpoints. All registers are in drseg, and the addresses are shown in Table 9.10.

**Table 9.10 Addresses for Data Breakpoint Registers** 

Offset in drseg	Register Mnemonic	Register Name and Description				
0x2000	DBS	Data Breakpoint Status				
0x2100 + 0x100 * n	DBAn	Data Breakpoint Address n				
0x2108 + 0x100 * n	DBMn	Data Breakpoint Address Mask n				
0x2110 + 0x100 * n	DBASIDn	Data Breakpoint ASID n				
0x2118 + 0x100 * n	DBCn	Data Breakpoint Control n				
0x2120 + 0x100 * n	DBVn	Data Breakpoint Value n				
0x2128 + 0x100 * n	DBCCn	Data Breakpoint Complex Control n				
0x2130 + 0x100 * n	DBPCn	Data Breakpoint Pass Counter n				
0x2ff0	DVM	Data Value Match Register				
n is breakpoint number as 0, 1, 2 or 3 (or just 0, depending on the implemented hardware)						

An example of some of the registers; *DBMO* is at offset 0x2108 and *DBV1* is at offset 0x2220.

### 9.2.7.1 Data Breakpoint Status (DBS) Register (0x2000)

The *Data Breakpoint Status* (*DBS*) register holds implementation and status information about the data breakpoints. This register is required only if data breakpoints are implemented.

The ASIDsup field indicates whether ASID compares are supported.

### Figure 9.9 DBS Register Format

31	30	29 28	27 24	23 2	1 0	
Res	ASIDsup	Res	BCN	Res	BS	

### **Table 9.11 DBS Register Field Descriptions**

Fields			Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31	Must be written as zero; returns zero on read.	R	0
ASID	30	Indicates that ASID compares are supported in data breakpoints. 0: Not supported 1: Supported	R	1
Res	29:28	Must be written as zero; returns zero on read.	R	0
BCN	27:24	Number of data breakpoints implemented.	R	4, 2, 1 or 0 <sup>a</sup>
Res	23:4	Must be written as zero; returns zero on read.	R	0
BS	3:0	Break status for breakpoint n is at BS[n], with n from 0 to 1 <sup>b</sup> . The bit is set to 1 when the condition for the corresponding breakpoint has matched.	R/W0	Undefined

<sup>[</sup>b] In case of only 1 data breakpoint bit 1 become reserved.

### 9.2.7.2 Data Breakpoint Address n (DBAn) Register (0x2100 + 0x100 \* n)

The Data Breakpoint Address n (DBAn) register has the address used in the condition for data breakpoint n. This register is required only if data breakpoints are implemented.

Figure 9.10 DBAn Register Format



Table 9.12 DBAn Register Field Descriptions

Fields			Read/W	
Name	Bit(s)	Description	rite	Reset State
DBA	31:0	Data breakpoint address for condition.	R/W	Undefined

### 9.2.7.3 Data Breakpoint Address Mask n (DBMn) Register (0x2108 + 0x100 \* n)

The Data Breakpoint Address Mask n (DBMn) register has the mask for the address compare used in the condition for data breakpoint n. A 1 indicates that the corresponding address bit will not be considered in the match. A mask value of all 0's would require an exact address match, while a mask value of all 1's would match on any address. This register is required only if data breakpoints are implemented.

Figure 9.11 DBMn Register Format



# **Table 9.13 DBMn Register Field Descriptions**

Fields			Read/W	
Name	Bit(s)	Description	rite	Reset State
DBM	31:0	Data breakpoint address mask for condition: 0: Corresponding address bit not masked 1: Corresponding address bit masked	R/W	Undefined

### 9.2.7.4 Data Breakpoint ASID n (DBASIDn) Register (0x2110 + 0x100 \* n)

The *Data Breakpoint ASID n (DBASIDn)* register has the ASID value used in the compare for data breakpoint n.This register is required only if data breakpoints are implemented.

Figure 9.12 DBASIDn Register Format




# **Table 9.14 DBASIDn Register Field Descriptions**

Fields			Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31:8	Must be written as zero; returns zero on read.	R	0
ASID	7:0	Data breakpoint ASID value for compares.	R/W	Undefined

# 9.2.7.5 Data Breakpoint Control n (DBCn) Register (0x2118 + 0x100 \* n)

The *Data Breakpoint Control n (DBCn)* register controls the setup of data breakpoint *n*. This register is required only if data breakpoints are implemented.

### Figure 9.13 DBCn Register Format



# **Table 9.15 DBCn Register Field Descriptions**

Fields				
Name	Bits	Description	Read/Write	Reset State
Res	31:24	Must be written as zero; returns zero on reads.	R	0
ASIDuse	23	Use ASID value in compare for data breakpoint n:	R/W	Undefined
		Encoding Meaning		
		0 Don't use ASID value in compare		
		1 Use ASID value in compare		
Res	22:18	Must be written as zero; returns zero on reads.	R	0
BAI	17:14	Byte access ignore controls ignore of access to a specific byte. <i>BAI[0]</i> ignores access to byte at bits [7:0] of the data bus, <i>BAI[1]</i> ignores access to byte at bits [15:8], etc.	R/W	Undefined
		Encoding Meaning		
		0 Condition depends on access to corresponding byte		
		1 Access for corresponding byte is ignored		
NoSB	13	Controls if condition for data breakpoint is not fulfilled on a store transaction:	R/W	Undefined
		Encoding Meaning		
		0 Condition may be fulfilled on store transaction		
		1 Condition is never fulfilled on store transaction		
NoLB	12	Controls if condition for data breakpoint is not fulfilled on a load transaction:	R/W	Undefined
		Encoding Meaning		
		0 Condition may be fulfilled on load transaction		
		1 Condition is never fulfilled on load transaction		
Res	11:8	Must be written as zero; returns zero on reads.	R	0
hwarts	10	A preset value of 1 indicates that the address range triggered data breakpoint feature is supported for this particular data breakpoint channel.	R	Preset

**Table 9.15 DBCn Register Field Descriptions (Continued)** 

Fields				
Name	Bits	Description	Read/Write	Reset State
excl	9	A value of 0 indicates that the breakpoint will match for addresses inclusive (within) the range defined by <i>DBMn</i> and <i>DBAn</i> . A value of 1 indicates that the breakpoint will match for addresses exclusive (outside) of the range defined by <i>DBMn</i> and <i>DBAn</i> .	R/W	0
hwart	8	A value of 0 indicates that the breakpoint will match using the "Equality and Mask" equation as found section under 9.2.3.2 "Conditions for Matching Data Breakpoints".  A value of 1 indicates that the breakpoint will match using the "Address Range" equation in section 9.2.3.2 "Conditions for Matching Data Breakpoints"	R/W	0
BLM	7:4	Byte lane mask for value compare on data breakpoint. BLM[0] masks byte at bits [7:0] of the data bus, BLM[1] masks byte at bits [15:8], etc.:	R/W	Undefined
		Encoding Meaning		
		0 Compare corresponding byte lane		
		1 Mask corresponding byte lane		
Res	3	Must be written as zero; returns zero on reads.	R	0
TE	2	Use data breakpoint n as triggerpoint:	R/W	0
		Encoding Meaning		
		0 Don't use it as triggerpoint		
		1 Use it as triggerpoint		
IVM	1	Invert Value Match. When set, the data value compare will be inverted. i.e., a break or trigger will be taken if the value does not match the specified value	R/W	0
BE	0	Use data breakpoint n as breakpoint:	R/W	0
		Encoding Meaning		
		0 Don't use it as breakpoint		
		1 Use it as breakpoint		

# 9.2.7.6 Data Breakpoint Value n (DBVn) Register (0x2120 + 0x100 \* n)

The *Data Breakpoint Value n (DBVn)* register has the value used in the condition for data breakpoint n. This register is required only if data breakpoints are implemented.

Figure 9.14 DBVn Register Format





Table 9.16 DBVn Register Field Descriptions

Fields					
Name	Bit(s)	Description	ite	Reset State	
DBV	31:0	Data breakpoint value for condition.	R/W	Undefined	

### 9.2.7.7 Data Breakpoint Complex Control n (DBCCn) Register (0x2128 + n\*0x100)

The Data Breakpoint Complex Control n (*DBCCn*) register controls the complex break conditions for data breakpoint n. This register is required only if complex breakpoints are implemented and only for implemented data breakpoints.

### Figure 9.15 DBCCn Register Format



**Table 9.17 DBCCn Register Field Descriptions** 

Fields				
Name	Bits	Description	Read/Write	Reset State
Res	31:20, 14, 3:0	Must be written as zero; returns zero on read.	R	0
TIBrkNum	19:16	Tuple Instruction Break Number. Indicates which instruction breakpoint will be paired with this data breakpoint to form a tuple breakpoint.	R	6I/2D Complex Breakpoint Configuration: DBCC0 - 0 DBCC1 - 3  8I/4D Complex Breakpoint Configuration: DBCC0 - 0 DBCC1 - 2 DBCC2 - 4 DBCC3 - 6
TUP	15	Tuple Enable. Qualify this data breakpoint with a match on the TIBrkNum instruction breakpoint on the same instruction.	R/W	0
PrCnd	13:12	Upper bits of priming condition for D breakpoint n. M14Kc only supports 4 priming conditions so the upper 2 bits are read only as 0.	R	0
PrCnd	11:10	Priming condition for D Breakpoint n. 00 - Bypass, no priming needed Other - Varies depending on the break number, refer to Table 9.20 for mapping.	R/W	0
CBE	9	Complex Break Enable - enables this breakpoint for use as a priming or qualifying condition for another breakpoint.	R/W	0
DQBrkNum	8:5	Indicates which data breakpoint channel is used to qualify this data breakpoint.  Data qualification of data breakpoints is not supported on the M14Kc core and this field will read as 0 and cannot be written.	R	0

Table 9.17 DBCCn Register Field Descriptions (Continued)

Fields					
Name	Bits	Description	Read/Write	Reset State	
DQ	4	Qualify this breakpoint based on the data breakpoint indicated in <i>DBrkNum</i> .  Data qualification of data breakpoints is not supported on the M14Kc core and this field will read as 0 and cannot be written.	R	0	

#### 9.2.7.8 Data Breakpoint Pass Counter n (DBPCn) Register (0x2130 + n\*0x100)

The *Data Breakpoint Pass Counter n (DBPCn)* register controls the pass counter associated with data breakpoint n. This register is required only if complex breakpoints are implemented and only for implemented data breakpoints.

If complex breakpoints are implemented, there will be an 16b pass counter for each of the data breakpoints on the M14Kc core.

Figure 9.16 DBPCn Register Format




**Table 9.18 DBPCn Register Field Descriptions** 

Fields				
Name	Bits	Description	Read/Write	Reset State
0	31:16	Ignored on write, returns zero on read.	R	0
PassCnt	15:0	Prevents a break/trigger action until the matching conditions on data breakpoint n have been seen this number of times.  Each time the matching condition is seen, this value will be decremented by 1. When the value reaches 0, subsequent matches will cause a break or trigger as requested and the counter will stay at 0.  The break or trigger action is imprecise if the <i>PassCnt</i> register was last written to a non-zero value. It will remain imprecise until this register is written to 0 by software.	R/W	0

### 9.2.7.9 Data Value Match (DVM) Register (0x2ffo)

The Data Value Match (DVM) register captures the data value of a load that takes a precise data value breakpoint. This allows debug software to synthesize the load instruction without re-executing it in case it is to a system register that has destructive reads. This register is required only if data breakpoints are implemented.

Figure 9.17 DVM Register Format



**Table 9.19 DVM Register Field Descriptions** 

Fields			Read/W		
Name	Bit(s)	Description	rite	Reset State	
LDV	31:0	Load data value for the last precise load data value breakpoint taken.	R	Undefined	

# 9.2.8 Complex Breakpoint Registers

The registers for complex breakpoints are described Table 9.20. These registers have implementation information and are used to setup the data breakpoints. All registers are in drseg.

**Table 9.20 Addresses for Complex Breakpoint Registers** 

Offset in drseg	Register Mnemonic	Register Name and Description					
0x1120 + 0x100 * n	IBCCn	Instruction Breakpoint Complex Control n - described above with instruction breakpoint registers					
0x1128 + 0x100 * n	IBPCn	Instruction Breakpoint Pass Counter n - described above with instruction breakpoint registers					
0x2128 + 0x100 * n	DBCCn	Data Breakpoint Complex Control n - described above with data breakpoint registers					
0x2130 + 0x100 * n	DBPCn	Data Breakpoint Pass Counter n - described above with data breakpoint registers					
0x8000	CBTControl	Complex Break and Triggerpoint Control - indicates which of the complex breakpoint features are implemented					
0x8300 + 0x20 * n	PrCndAIn	Prime Condition Register A for Instruction breakpoint n					
0x84e0 + 0x20 * n	PrCndADn	Prime Condition Register A for Data breakpoint n					
0x8900	STCtl	Stopwatch Timer Control					
0x8908	STCnt	Stopwatch Timer Count					
n is breakpoint number from 0 to 7 (range dependent on implemented hardware)							

# 9.2.8.1 Complex Break and Trigger Control (CBTC) Register (0x8000)

The *CBTC* register contains configuration bits that indicate which features of complex break are implemented as well as a control bit for the stopwatch timer. On the M14Kc core, if complex break is implemented, all of the separate features will be present. This register is required only if complex breakpoints are implemented.

Figure 9.18 CBTC Register Format

31	9	8	7 5	4	3	2	1	0	
Res		STMode	Res	STP	PP	DQP	TP	PCP	ì

**Table 9.21 CBTC Register Field Descriptions** 

Fields				
Name Bits		Description	Read/Write	Reset State
Res	31:9, 7:5	Reserved	R	0
STMode	8	Stopwatch Timer Mode: controls whether the stopwatch timer is free-running or controlled by triggerpoints:  0 - free-running  1 - started and stopped by instruction triggers	R/W	1
STP	4	Stopwatch Timer Present - indicates whether stopwatch timer is implemented.	R	1
PP	3	Priming Present - indicates whether primed breakpoints are supported	R	1
DQP	2	Data Qualify Present - indicates whether data qualified breakpoints are supported.	R	1
TP	1	Tuple Present - indicates whether any tuple breakpoints are implemented.	R	1
PCP	0	Pass Counters Present - indicates whether any break- points have pass counters associated with them.	R	1

### 9.2.8.2 Priming Condition A (PrCndAl/Dn) Registers

The *Prime Condition* registers hold implementation specific information about which triggerpoints are used for the priming conditions for each breakpoint register. On the M14Kc core, these connections are predetermined and these registers are read-only. This register is required only if complex breakpoints are implemented.

The architecture allows for up to 16 priming conditions to be specified and there can be up to 4 priming condition registers per breakpoint (A/B/C/D). The M14Kc core only allows for 4 priming conditions and thus only implements the PrCndA registers. The general description is shown in Table 9.22. The actual priming conditions for each of the breakpoints are shown in Table 9.23.

Figure 9.19 PrCndA Register Format

31	24	23 16	15 8	7 0
	Cond3	Cond2	Cond1	Cond0

**Table 9.22 PrCndA Register Field Descriptions** 

Fiel	ds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
CondN	31:24 23:16 15:8 7:0	Specifies which triggerpoint is connected to priming condition 3, 2, 1, or 0 <sup>a</sup> for the current breakpoint.	R	Preset
	31:30 23:22 15:14 7:6	Reserved	R	0
	29:28 21:20 13:12 5:4	Trigger type 00 - Special/Bypass 01 - Instruction 10 - Data 11 - Reserved	R	Preset
	27:24 19:16 11:8 3:0	Break Number, 0-14	R	Preset
[a] Condition	0 is always By	pass and will read as 8'b0		

Table 9.23 Priming Conditions and Register Values for 6I/2D Configuration

Break	Cond0	Cond1	Cond2	Cond3	PrCndA Value	drseg offset
Inst0	Bypass	Data0	Inst1	Inst2	0x1211_2000	0x8300
Inst1	Bypass	Data0	Inst0	Inst2	0x1210_2000	0x8320
Inst2	Bypass	Data0	Inst0	Inst1	0x1110_2000	0x8340
Inst3	Bypass	Data1	Inst4	Inst5	0x1514_2100	0x8360
Inst4	Bypass	Data1	Inst3	Inst5	0x1513_2100	0x8380
Inst5	Bypass	Data1	Inst3	Inst4	0x1413_2100	0x83a0
Data0	Bypass	Inst0	Inst1	Inst2	0x1211_1000	0x84e0
Data1	Bypass	Inst3	Inst4	Inst5	0x1514_1300	0x8500

Table 9.24 Priming Conditions and Register Values for 8I/4D Configuration


Break	Cond0	Cond1	Cond2	Cond3	PrCndA Value	drseg offset
Inst0	Bypass	Data0	Inst1	Inst2	0x1211_2000	0x8300
Inst1	Bypass	Data0	Inst0	Inst2	0x1210_2000	0x8320
Inst2	Bypass	Data1	Inst3	Inst4	0x1413_2100	0x8340
Inst3	Bypass	Data1	Inst2	Inst4	0x1412_2100	0x8360
Inst4	Bypass	Data2	Inst5	Inst6	0x1615_2200	0x8380

Break	Cond0	Cond1	Cond2	Cond3	PrCndA Value	drseg offset
Inst5	Bypass	Data2	Inst4	Inst6	0x1614_2200	0x83a0
Inst6	Bypass	Data3	Inst7	Inst0	0x1017_2300	0x83c0
Inst7	Bypass	Data3	Inst6	Inst0	0x1016_2300	0x83e0
Data0	Bypass	Inst0	Inst1	Data1	0x2111_1000	0x84e0
Data1	Bypass	Inst2	Inst3	Data2	0x2213_1200	0x8500
Data2	Bypass	Inst4	Inst5	Data3	0x2315_1400	0x8520
Data3	Bypass	Inst6	Inst7	Data0	0x2017_1600	0x8540

# 9.2.8.3 Stopwatch Timer Control (STCtl) Register (0x8900)

The Stopwatch Timer Control (STCtl) register gives configuration information about how the stopwatch timer register is controlled. On the M14Kc core, the break channels that control the stopwatch timer are fixed and this register is read-only. This register is required only if stopwatch timer is implemented.

### Figure 9.20 STCtl Register Format



# **Table 9.25 STCtl Register Field Descriptions**

Fields			Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31:18	Must be written as zero; returns zero on read.	R	0
StopChan1	17:14	Indicates the instruction breakpoint channel that will stop the counter if the timer is under pair1 breakpoint control	R	0
StartChan1	13:10	Indicates the instruction breakpoint channel that will start the counter if the timer is under pair1 breakpoint control	R	0
En1	9	Enables the second pair (pair1) of breakpoint registers to control the timer when under breakpoint control. If the stopwatch timer is configured to be under breakpoint control (by setting <i>CBTControlSTM</i> ) and this bit is set, the breakpoints indicated in the StartChan1 and StopChan1 fields will control the timer.  The M14Kc core only supports 1 pair of stopwatch control breakpoints so this field is not writable and will read as 0.	R	0
StopChan0	8:5	Indicates the instruction breakpoint channel that will stop the counter if the timer is under pair0 breakpoint control.	R	0x4

**Table 9.25 STCtl Register Field Descriptions** 

Fields			Read/Wr		
Name	Bit(s)	Description	ite	Reset State	
StartChan0	4:1	Indicates the instruction breakpoint channel that will start the counter if the timer is under pair0 breakpoint control.	R	0x1	
En0	0	Enables the first pair (pair0) of breakpoint registers to control the timer when under breakpoint control. If the stopwatch timer is configured to be under breakpoint control (by setting <i>CBTControlSTM</i> )and this bit is set, the breakpoints indicated in the StartChan0 and StopChan0 fields will control the timer.  The M14Kc core only supports 1 pair of stopwatch control breakpoints so this field is not writable and will read as 1.	R	1	

### 9.2.8.4 Stopwatch Timer Count (STCnt) Register (0x8908)

The Stopwatch Timer Count (STCnt) register is the count value for the stopwatch timer. This register is required only if the stopwatch timer is implemented.

Figure 9.21 STCnt Register Format



# **Table 9.26 STCtl Register Field Descriptions**

Fields			Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Count	31:0	Current counter value	R/W	0

# 9.3 Complex Breakpoint Usage

# 9.3.1 Checking for Presence of Complex Break Support

Software should verify that the complex breakpoint hardware is implemented prior to attempting to use it. The full sequence of steps is shown below for general use. Spots where the M14Kc core has restricted behavior are noted.

- Read the Config1EP bit to check for the presence of EJTAG logic. EJTAG logic is always present on the M14Kc core.
- 2. Read the *DebugNoDCR* bit to check for the presence of the *Debug Control Register (DCR)*. The *DCR* will always be implemented on the M14Kc core.

- 3. Read the DCRCBT bit to check for the presence of any complex break and trigger features
- 4. Read the *CBTControl* register to check for the presence of each individual feature. If the M14Kc core implements any complex break and trigger features, it will implement all of them
- 5. If Pass Counters are implemented, they may not be implemented for all break channels and may have different counter sizes. To determine the size and presence of each pass counter, software can write -1 to each of the *IBPCn* and *DBPCn* registers and read it back. If the M14Kc core implements pass counters, it will implement an 8b counter for each instruction breakpoint and a 16b counter for each data breakpoint.
- 6. If tuples are implemented, they may only be supported on a subset of the data breakpoint channels. This can be checked by seeing if the *DBBCn<sub>TUP</sub>* bit can be set to 1. Additionally, some cores may support dynamically changing which instruction breakpoint is associated with a given data breakpoint. This can be checked by attempting to write the *DBCCn<sub>TIBrkNum</sub>* field. If the M14Kc core implements tuple support, it will support it for all data breakpoint channels and the instruction breakpoint association will be fixed.
- 7. If Priming Conditions are supported, a core may only support a subset of the possible priming condition values. This can be checked by 4'hf to the *xBCCnPrCnd* field. If only 1 or 2 bits can be written, the available priming conditions will be described in the *PrCndA* registers. If 3 bits are writable, *PrCndA* and *PrCndB* will describe the conditions, and if all 4 bits are writable, the *PrCndA*, *PrCndB*, *PrCndC*, and *PrCndD* registers will all exist. Some cores may also support changing the priming conditions and this can be checked by attempting to write to the *PrCnd* registers. If the M14Kc core supports priming conditions, it will support 4 statically mapped priming conditions per breakpoint which will be described in the *PrCndA* registers.
- 8. If support for qualified breakpoints is indicated, it may only be supported for some of the breakpoints. Additionally, the data breakpoint used for the qualification may be configurable. Software can check this by writing to the xBCCnDQ and xBCCnDQBrkNum fields. If the M14Kc core support qualified breakpoints, it will only support it on instruction breakpoints and the data break used for qualification will be fixed for each instruction breakpoint.
- 9. If the stopwatch timer is implemented, either one or two pairs of instruction breakpoints may be available for controlling it and it may be possible to dynamically select which instruction breakpoints are used. This can be tested by writing to the *STCtl* register.

### 9.3.2 General Complex Break Behavior

There is some general complex break behavior that is common to all complex breakpoints. This behavior is described below:

- Resets to a disabled state when the core is reset, the complex break functionality will be disabled and debug software that is not aware of complex break should continue to function normally.
- Complex break state is not updated on exceptional instructions
- Complex breakpoints are evaluated at the end of the pipeline and complex breakpoint exceptions are taken imprecisely on the following instruction.
- There is no hazard between enabling and enabled events. When an instruction causes an enabling event, the following instruction sees the enabled state and reacts accordingly.

# 9.3.3 Usage of Pass Counters

Pass counters specify that the breakpoint conditions must match N times before the breakpoint action will be enabled.

### EJTAG Debug Support in the M14Kc™ Core

- Controlled by writing to the per-breakpoint pass counter register
- Resets to 0
- Writing to a non-zero value enables the pass counter. When enabled, each time the breakpoint conditions match, the counter will be decremented by 1. After the counter value reaches 0, the breakpoint action (breakpoint exception, trigger, or complex break enable) will occur on any subsequent matches and the counter will not decrement further. The action does not occur on the match that causes the 1->0 counter decrement.
- If the breakpoint also has priming conditions and/or data qualified specified, the pass counter will only decrement when the priming and/or qualified conditions have been met.
- If a data breakpoint is configured to be a tuple breakpoint, the data pass counter will only decrement on instructions where both the instruction and data break conditions match. The pass counter for the instruction break involved in a tuple should not be enabled if the tuple is enabled.
- When a pass counter has been enabled, it will be treated as enabled until the pass counter is explicitly written to 0. Namely, breakpoint exceptions will continue to be taken imprecisely until the pass counter is disabled by writing to 0.
- The counter register will be updated as matches are detected. The current count value can be read from the register while operating in debug mode. Note that this behavior is architecturally recommended, but not required.

# 9.3.4 Usage of Tuple Breakpoints

A tuple breakpoint is the logical AND of a data breakpoint and an instruction breakpoint. Tuple breakpoints are specified as a condition on a data breakpoint. If the *DBCCnTUP* bit is set, the data breakpoint will not match unless there the corresponding instruction breakpoint conditions are also met.

- Uses the data breakpoint resources to specify the break action, break status, pass counters, and priming conditions.
- The instruction breakpoint involved in the tuple should be configured as follows:
  - IBCCn<sub>CBF</sub> = 1
  - $IBCCn_{PrCnd} = IBCCn_{DQ} = IBCn_{TE} = IBCn_{BE} = IBPCn = 0$

### 9.3.5 Usage of Priming Conditions

Priming conditions provide a way to have one breakpoint enabled by another one. Prior to the priming condition being satisfied, any breakpoint matches are ignored.

- Priming condition resets to bypass which specifies that no priming is required
- 3 other priming conditions are available for each breakpoint. These condition vary from breakpoint to breakpoint (since it makes no sense for a breakpoint to prime itself). The conditions for each of the breakpoints are listed in Table 9.23.
- The priming breakpoint must have  $xBCn_{TE}$  or  $xBCCn_{CBE}$  set.

- When the priming condition has been seen, the primed breakpoint will remain primed until its *xBCCn* register is written
- The primed state is stored with the breakpoint being primed and not with the breakpoint that is doing the priming.
- Each Prime condition is the comparator output after it has been qualified by its own Prime condition, data qualification, and pass counter. Using this, several stages of priming are possible (e.g. data cycle D followed by instruction A followed by instruction B N times followed by instruction C).

# 9.3.6 Usage of Data Qualified Breakpoints

Each of the instruction breakpoints can be set to be data qualified. In qualified mode, a breakpoint will recognize its conditions only after the specified data breakpoint matches both address and data. If the data breakpoint matches address, but has a mismatch on the data value, the instruction breakpoint will be unqualified and will not match until a subsequent qualifying match.

This feature can be used similarly to the ASID qualification that is available on cores with TLBs. If an RTOS loads a process ID for the current process, that load can be used as the qualifying breakpoint. When a matching process ID is loaded (entering the desired RTOS process), qualified instruction breakpoints will be enabled. When a different process ID is loaded (leaving the desired RTOS process), the qualified instruction breakpoints are disabled. Alternatively, with the InvertValueMatch feature of the data breakpoint, the instruction breakpoints could be enabled on any process ID other than the specified one.

- The qualifying data break must have DBCn<sub>TE</sub> or DBCCn<sub>CBE</sub> set.
- The qualifying data break should have data comparison enabled (via settings of DBCn<sub>BLM</sub> and DBCn<sub>BAI</sub>)
- The qualifying data break should not have pass counters, priming conditions, or tuples enabled.
- The qualifying data access can be either a load or store, depending on the settings of DBCn<sub>NoSB</sub> and DBCn<sub>NoLB</sub>
- The Qualified/Unqualified state is stored with the instruction breakpoint that is being qualified. Writing its *IBCCn* register will disqualify that breakpoint.
- Qualified instruction breakpoint can also have priming conditions and/or pass counters enabled. The pass counter
  will only decrement when the priming and qualifying conditions have been met. The instruction breakpoint
  action (break, trigger, or complex enable) will only occur when all priming, qualifying, and pass counter conditions have been met.
- Oualified instruction breakpoint can be used to prime another breakpoint

# 9.3.7 Usage of Stopwatch Timers

The stopwatch timer is a drseg memory mapped count register. It can be configured to be free running or controlled by instruction breakpoints. This could be used to measure the amount of time that is spent in a particular function by starting the counter upon function entry and stopping it upon exit.

- Count value is reset to 0
- Reset state has counter stopped and under breakpoint control so that the counter is not running when the core is not being debugged.

### EJTAG Debug Support in the M14Kc™ Core

- Bit in CBTControl register controls whether the counter is free-running or breakpoint controlled.
- Counter does not count in debug mode
- When breakpoint controlled, the involved instruction breakpoints must have *IBCn<sub>TE</sub>* or *IBCCn<sub>CBE</sub>* set in order to start or stop the timer.

# 9.4 Test Access Port (TAP)

The following main features are supported by the TAP module:

- 5-pin industry standard JTAG Test Access Port (*TCK*, *TMS*, *TDI*, *TDO*, *TRST\_N*) interface which is compatible with IEEE Std. 1149.1.
- Target chip and EJTAG feature identification available through the Test Access Port (TAP) controller.
- The processor can access external memory on the EJTAG Probe serially through the EJTAG pins. This is
  achieved through Processor Access (PA), and is used to eliminate the use of the system memory for debug routines.
- Support for both ROM based debugger and debugging both through TAP.

### 9.4.1 EJTAG Internal and External Interfaces

The external interface of the EJTAG module consists of the 5 signals defined by the IEEE standard.

**Table 9.27 EJTAG Interface Pins** 

Pin	Туре	Description
TCK	I	Test Clock Input Input clock used to shift data into or out of the Instruction or data registers. The <i>TCK</i> clock is independent of the processor clock, so the EJTAG probe can drive <i>TCK</i> independently of the processor clock frequency. The core signal for this is called <i>EJ_TCK</i> .
TMS	I	Test Mode Select Input The <i>TMS</i> input signal is decoded by the TAP controller to control test operation. <i>TMS</i> is sampled on the rising edge of <i>TCK</i> . The core signal for this is called <i>EJ_TMS</i> .
TDI	I	Test Data Input Serial input data ( <i>TDI</i> ) is shifted into the Instruction register or data registers on the rising edge of the <i>TCK</i> clock, depending on the TAP controller state. The core signal for this is called <i>EJ_TDI</i> .
TDO	0	Test Data Output Serial output data is shifted from the Instruction or data register to the <i>TDO</i> pin on the falling edge of the <i>TCK</i> clock. When no data is shifted out, the <i>TDO</i> is 3-stated. The core signal for this is called <i>EJ_TDO</i> with output enable controlled by <i>EJ_TDOzstate</i> .

Table 9.27 EJTAG	Interface Pins	(Continued)
------------------	----------------	-------------

Pin	Туре	Description
TRST_N	I	Test Reset Input (Optional pin) The <i>TRST_N</i> pin is an active-low signal for asynchronous reset of the TAP controller and instruction in the TAP module, independent of the processor logic. The processor is not reset by the assertion of <i>TRST_N</i> . The core signal for this is called <i>EJ_TRST_N</i> This signal is optional, but power-on reset must apply a low pulse on this signal at power-on and then leave it high, in case the signal is not available as a pin on the chip. If available on the chip, then it must be low on the board when the EJTAG debug features are unused by the probe.

# 9.4.2 Test Access Port Operation

The TAP controller is controlled by the Test Clock (*TCK*) and Test Mode Select (*TMS*) inputs. These two inputs determine whether an Instruction register scan or data register scan is performed. The TAP consists of a small controller, driven by the *TCK* input, which responds to the *TMS* input as shown in the state diagram in Figure 9.22. The TAP uses both clock edges of *TCK*. *TMS* and *TDI* are sampled on the rising edge of *TCK*, while *TDO* changes on the falling edge of *TCK*.

At power-up the TAP is forced into the *Test-Logic-Reset* by low value on *TRST\_N*. The TAP instruction register is thereby reset to IDCODE. No other parts of the EJTAG hardware are reset through the *Test-Logic-Reset* state.

When test access is required, a protocol is applied via the *TMS* and *TCK* inputs, causing the TAP to exit the *Test-Logic-Reset* state and move through the appropriate states. From the *Run-Test/Idle* state, an Instruction register scan or a data register scan can be issued to transition the TAP through the appropriate states shown in Figure 9.22.

The states of the data and instruction register scan blocks are mirror images of each other adding symmetry to the protocol sequences. The first action that occurs when either block is entered is a capture operation. For the data registers, the *Capture-DR* state is used to capture (or parallel load) the data into the selected serial data path. In the Instruction register, the *Capture-IR* state is used to capture status information into the Instruction register.

From the *Capture* states, the TAP transitions to either the *Shift* or *Exit1* states. Normally the *Shift* state follows the *Capture* state so that test data or status information can be shifted out for inspection and new data shifted in. Following the *Shift* state, the TAP either returns to the *Run-Test/Idle* state via the *Exit1* and *Update* states or enters the *Pause* state via *Exit1*. The reason for entering the *Pause* state is to temporarily suspend the shifting of data through either the Data or Instruction Register while a required operation, such as refilling a host memory buffer, is performed. From the Pause state shifting can resume by re-entering the *Shift* state via the *Exit2* state or terminate by entering the *Run-Test/Idle* state via the *Exit2* and *Update* states.

Upon entering the data or Instruction register scan blocks, shadow latches in the selected scan path are forced to hold their present state during the Capture and Shift operations. The data being shifted into the selected scan path is not output through the shadow latch until the TAP enters the *Update-DR* or *Update-IR* state. The *Update* state causes the shadow latches to update (or parallel load) with the new data that has been shifted into the selected scan path.




Figure 9.22 TAP Controller State Diagram

### 9.4.2.1 Test-Logic-Reset State

In the *Test-Logic-Reset* state the boundary scan test logic is disabled. The test logic enters the *Test-Logic-Reset* state when the *TMS* input is held HIGH for at least five rising edges of *TCK*. The BYPASS instruction is forced into the instruction register output latches during this state. The controller remains in the *Test-Logic-Reset* state as long as *TMS* is HIGH.

### 9.4.2.2 Run-Test/Idle State

The controller enters the *Run-Test/Idle* state between scan operations. The controller remains in this state as long as *TMS* is held LOW. The instruction register and all test data registers retain their previous state. The instruction cannot change when the TAP controller is in this state.

When TMS is sampled HIGH on the rising edge of TCK, the controller transitions to the Select DR state.

### 9.4.2.3 Select\_DR\_Scan State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, then the controller transitions to the *Capture\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Select\_IR* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.4 Select IR Scan State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW on the rising edge of *TCK*, the controller transitions to the *Capture\_IR* state. A

HIGH on *TMS* causes the controller to transition to the *Test-Reset-Logic* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.5 Capture\_DR State

In this state the boundary scan register captures the value of the register addressed by the Instruction register, and the value is then shifted out in the *Shift\_DR*. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Shift\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_DR* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.6 Shift\_DR State

In this state the test data register connected between *TDI* and *TDO* as a result of the current instruction shifts data one stage toward its serial output on the rising edge of *TCK*. If *TMS* is sampled LOW on the rising edge of *TCK*, the controller remains in the *Shift\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_DR* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.7 Exit1\_DR State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Pause\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Update\_DR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state.

#### 9.4.2.8 Pause DR State

The *Pause\_DR* state allows the controller to temporarily halt the shifting of data through the test data register in the serial path between *TDI* and *TDO*. All test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW on the rising edge of *TCK*, the controller remains in the *Pause\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Exit2\_DR* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.9 Exit2\_DR State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Shift\_DR* state to allow another serial shift of data. A HIGH on *TMS* causes the controller to transition to the *Update\_DR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.10 Update DR State

When the TAP controller is in this state the value shifted in during the *Shift\_DR* state takes effect on the rising edge of the *TCK* for the register indicated by the Instruction register.

If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Run-Test/Idle* state. A HIGH on *TMS* causes the controller to transition to the *Select\_DR\_Scan* state. The instruction cannot change while the TAP controller is in this state and all shift register stages in the test data registers selected by the current instruction retain their previous state.

### 9.4.2.11 Capture\_IR State

In this state the shift register contained in the Instruction register loads a fixed pattern (00001<sub>2</sub>) on the rising edge of *TCK*. The data registers selected by the current instruction retain their previous state.

If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Shift\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_IR* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.12 Shift\_IR State

In this state the instruction register is connected between *TDI* and *TDO* and shifts data one stage toward its serial output on the rising edge of *TCK*. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller remains in the *Shift\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_IR* state.

### 9.4.2.13 Exit1\_IR State

This is a temporary controller state in which all registers retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Pause\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Update\_IR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state and the instruction register retains its previous state.

### 9.4.2.14 Pause\_IR State

The *Pause\_IR* state allows the controller to temporarily halt the shifting of data through the instruction register in the serial path between *TDI* and *TDO*. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller remains in the *Pause\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Exit2\_IR* state. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.15 Exit2\_IR State

This is a temporary controller state in which the instruction register retains its previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, then the controller transitions to the *Shift\_IR* state to allow another serial shift of data. A HIGH on *TMS* causes the controller to transition to the *Update\_IR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state.

### 9.4.2.16 Update\_IR State

The instruction shifted into the instruction register takes effect on the rising edge of TCK.

If TMS is sampled LOW at the rising edge of TCK, the controller transitions to the Run-Test/Idle state. A HIGH on TMS causes the controller to transition to the Select\_DR\_Scan state.

# 9.4.3 Test Access Port (TAP) Instructions

The TAP Instruction register allows instructions to be serially input into the device when TAP controller is in the *Shift-IR* state. Instructions are decoded and define the serial test data register path that is used to shift data between *TDI* and *TDO* during data register scanning.

The Instruction register is a 5-bit register. In the current EJTAG implementation only some instructions have been decoded; the unused instructions default to the BYPASS instruction.

**Table 9.28 Implemented EJTAG Instructions** 

Value	Instruction	Function
0x01	IDCODE	Select Chip Identification data register
0x03	IMPCODE	Select Implementation register
0x08	ADDRESS	Select Address register
0x09	DATA	Select Data register
0x0A	CONTROL	Select EJTAG Control register
0x0B	ALL	Select the Address, Data, and EJTAG Control registers
0x0C	EJTAGBOOT	Set EjtagBrk, ProbEn, and ProbTrap to 1 as reset value
0x0D	NORMALBOOT	Set EjtagBrk, ProbEn, and ProbTrap to 0 as reset value
0x0E	FASTDATA	Selects the Data and Fastdata registers
0x10	TCBCONTROLA	Selects the TCBTCONTROLA register in the Trace Control Block
0x11	TCBCONTROLB	Selects the TCBTCONTROLB register in the Trace Control Block
0x12	TCBDATA	Selects the TCBDATA register in the Trace Control Block
0x14	PCSAMPLE	Selects the PCsample register
0x17	FDC	Selects Fast Debug Channel.
0x1F	BYPASS	Bypass mode

### 9.4.3.1 BYPASS Instruction

The required BYPASS instruction allows the processor to remain in a functional mode and selects the Bypass register to be connected between *TDI* and *TDO*. The BYPASS instruction allows serial data to be transferred through the processor from *TDI* to *TDO* without affecting its operation. The bit code of this instruction is defined to be all ones by the IEEE 1149.1 standard. Any unused instruction is defaulted to the BYPASS instruction.

### 9.4.3.2 IDCODE Instruction

The IDCODE instruction allows the processor to remain in its functional mode and selects the Device Identification (ID) register to be connected between *TDI* and *TDO*. The Device ID register is a 32-bit shift register containing information regarding the IC manufacturer, device type, and version code. Accessing the Identification Register does not interfere with the operation of the processor. Also, access to the Identification Register is immediately available, via a TAP data scan operation, after power-up when the TAP has been reset with on-chip power-on or through the optional *TRST\_N* pin.

### 9.4.3.3 IMPCODE Instruction

This instruction selects the Implementation register for output, which is always 32 bits.

#### 9.4.3.4 ADDRESS Instruction

This instruction is used to select the Address register to be connected between *TDI* and *TDO*. The EJTAG Probe shifts 32 bits through the *TDI* pin into the Address register and shifts out the captured address via the *TDO* pin.

#### 9.4.3.5 DATA Instruction

This instruction is used to select the Data register to be connected between *TDI* and *TDO*. The EJTAG Probe shifts 32 bits of *TDI* data into the Data register and shifts out the captured data via the *TDO* pin.


#### 9.4.3.6 CONTROL Instruction

This instruction is used to select the *EJTAG Control* register to be connected between *TDI* and *TDO*. The EJTAG Probe shifts 32 bits of *TDI* data into the *EJTAG Control* register and shifts out the *EJTAG Control* register bits via *TDO*.

#### 9.4.3.7 ALL Instruction

This instruction is used to select the concatenation of the Address and Data register, and the *EJTAG Control* register between *TDI* and *TDO*. It can be used in particular if switching instructions in the instruction register takes too many *TCK* cycles. The first bit shifted out is bit 0.

Figure 9.23 Concatenation of the EJTAG Address, Data and Control Registers



### 9.4.3.8 EJTAGBOOT Instruction

When the EJTAGBOOT instruction is given and the Update-IR state is left, then the reset values of the ProbTrap, ProbEn and *EjtagBrk* bits in the *EJTAG Control* register are set to 1 after a hard or soft reset.

This EJTAGBOOT indication is effective until a NORMALBOOT instruction is given, *TRST\_N* is asserted or a rising edge of *TCK* occurs when the TAP controller is in Test-Logic-Reset state.

It is possible to make the CPU go into debug mode just after a hard or soft reset, without fetching or executing any instructions from the normal memory area. This can be used for download of code to a system which have no code in ROM.

The Bypass register is selected when the EJTAGBOOT instruction is given.

### 9.4.3.9 NORMALBOOT Instruction


When the NORMALBOOT instruction is given and the Update-IR state is left, then the reset value of the ProbTrap, ProbEn and *EjtagBrk* bits in the *EJTAG Control* register are set to 0 after hard or soft reset.

The Bypass register is selected when the NORMALBOOT instruction is given.

#### 9.4.3.10 FASTDATA Instruction

This selects the Data and the Fastdata registers at once, as shown in Figure 9.24.

Figure 9.24 TDI to TDO Path When in Shift-DR State and FASTDATA Instruction is Selected



### 9.4.3.11 PCsample Register (PCSAMPLE Instruction)

This selects the PCsample Register. The use of the PCsample Register is described in more detail in Section 9.9 "PC/Data Address Sampling"

#### 9.4.3.12 FDC Instruction

This selects the Fast Debug Channel. The use of the FDC is described in more detail in Section 9.10 "Fast Debug Channel".

### 9.4.3.13 TCBCONTROLA Instruction

This instruction is used to select the TCBCONTROLA register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register.

#### 9.4.3.14 TCBCONTROLB Instruction

This instruction is used to select the TCBCONTROLB register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register.

#### 9.4.3.15 TCBDATA Instruction

This instruction is used to select the TCBDATA register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register. It should be noted that the TCBDATA register is only an access register to other TCB registers. The width of the TCBDATA register is dependent on the specific TCB register.

# 9.5 EJTAG TAP Registers

The EJTAG TAP Module has one Instruction register and a number of data registers, all accessible through the TAP:

## 9.5.1 Instruction Register

The Instruction register is accessed when the TAP receives an Instruction register scan protocol. During an Instruction register scan operation the TAP controller selects the output of the Instruction register to drive the *TDO* pin. The shift register consists of a series of bits arranged to form a single scan path between *TDI* and *TDO*. During an Instruction register scan operations, the TAP controls the register to capture status information and shift data from *TDI* to *TDO*. Both the capture and shift operations occur on the rising edge of *TCK*. However, the data shifted out from the

TDO occurs on the falling edge of TCK. In the Test-Logic-Reset and Capture-IR state, the instruction shift register is set to 00001<sub>2</sub>, as for the IDCODE instruction. This forces the device into the functional mode and selects the Device ID register. The Instruction register is 5 bits wide. The instruction shifted in takes effect for the following data register scan operation. A list of the implemented instructions are listed in Table 9.28.

# 9.5.2 Data Registers Overview

The EJTAG uses several data registers, which are arranged in parallel from the primary *TDI* input to the primary *TDO* output. The Instruction register supplies the address that allows one of the data registers to be accessed during a data register scan operation. During a data register scan operation, the addressed scan register receives TAP control signals to capture the register and shift data from *TDI* to *TDO*. During a data register scan operation, the TAP selects the output of the data register to drive the *TDO* pin. The register is updated in the *Update-DR* state with respect to the write bits.

This description applies in general to the following data registers:

- Bypass Register
- Device Identification Register
- Implementation Register
- EJTAG Control Register (ECR)
- Processor Access Address Register
- Processor Access Data Register
- · FastData Register

### 9.5.2.1 Bypass Register

The *Bypass* register consists of a single scan register bit. When selected, the Bypass register provides a single bit scan path between *TDI* and *TDO*. The Bypass register allows abbreviating the scan path through devices that are not involved in the test. The Bypass register is selected when the Instruction register is loaded with a pattern of all ones to satisfy the IEEE 1149.1 Bypass instruction requirement.

### 9.5.2.2 Device Identification (ID) Register

The *Device Identification* register is defined by IEEE 1149.1, to identify the device's manufacturer, part number, revision, and other device-specific information. Table 9.29 shows the bit assignments defined for the read-only Device Identification Register, and inputs to the core determine the value of these bits. These bits can be scanned out of the *ID* register after being selected. The register is selected when the Instruction register is loaded with the IDCODE instruction.

Figure 9.25 Device Identification Register Format

31	28	27 12	11 1	(	0
Version		PartNumber	ManufID	- 1 1	R

**Table 9.29 Device Identification Register** 

Fields			Read/		
Name	Bit(s)	Description	Write	Reset State	
Version	31:28	Version (4 bits) This field identifies the version number of the processor derivative.	R	EJ_Version[3:0]	
PartNumber	27:12	Part Number (16 bits) This field identifies the part number of the processor derivative.	R	EJ_PartNumber[15:0]	
ManufID	11:1	Manufacturer Identity (11 bits) Accordingly to IEEE 1149.1-1990, the manufacturer identity code shall be a compressed form of the JEDEC Publications 106-A.	R	EJ_ManuflD[10:0]	
R	0	Reserved	R	1	

# 9.5.2.3 Implementation Register

This 32-bit read-only register is used to identify the features of the EJTAG implementation. Some of the reset values are set by inputs to the core. The register is selected when the Instruction register is loaded with the IMPCODE instruction.

### Figure 9.26 Implementation Register Format

31	29	28 25	24	23 21	20 17	16	15	14	13		0
EJTAG	iver	Reserved	DINT- sup	ASIDsize	Reserved	MIPS16	0	NoDMA		Reserved	

# **Table 9.30 Implementation Register Descriptions**

Field	s					Read/Wr	
Name	Bit(s)			Description		ite	Reset State
EJTAGver	31:29	EJTAG 2: Versio			R	5	
Reserved	28:25	Reserve	ed			R	0
DINTsup	24			orted from Probe f the <i>DINT</i> signal from the probe is supp	orted:	R	EJ_DINTsup
		E	Encoding	Meaning			
			0 DINT signal from the probe is not supported				
				Probe can use <i>DINT</i> signal to make debug interrupt.			

**Table 9.30 Implementation Register Descriptions** 

Field	ds		Read/Wr	Reset State	
Name	Bit(s)	Description	ite		
ASIDsize	23:21	Size of ASID field in implementation:	R	TLB-based MMU cores - 2;	
		Encoding Meaning		FM-based MMU	
		0 No ASID in implementation		cores - 0	
		1 6-bit ASID			
		2 8-bit ASID			
		3 Reserved			
Reserved	20:17	Reserved	R	0	
MIPS16	16	Indicates whether MIPS16 is implemented:	R	0	
		Encoding Meaning			
		0 No MIPS16 support			
		1 MIPS16 implemented			
Reserved	15	Reserved	R	0	
NoDMA	14	No EJTAG DMA Support	R	1	
Reserved	13:0	Reserved	R	0	

### 9.5.2.4 EJTAG Control Register

This 32-bit register controls the various operations of the TAP modules. This register is selected by shifting in the CONTROL instruction. Bits in the *EJTAG Control* register can be set/cleared by shifting in data; status is read by shifting out the contents of this register. This *EJTAG Control* register can only be accessed by the TAP interface.

The *EJTAG Control* register is not updated in the *Update-DR* state unless the Reset occurred (Rocc) bit 31, is either 0 or written to 0. This is in order to ensure prober handling of processor accesses.

The value used for reset indicated in the table below takes effect on both hard and soft CPU resets, but not on TAP controller resets by e.g. *TRST\_N*. *TCK* clock is not required when the hard or soft CPU reset occurs, but the bits are still updated to the reset value when the *TCK* applies. The first 5 *TCK* clocks after hard or soft CPU resets may result in reset of the bits, due to synchronization between clock domains.

Figure 9.27 EJTAG Control Register Format

31	30 29	28 23	22	21	20	19	18	17	16	15	14	13	12	11 4	3	2 0
Rocc	Psz	Res	Doze	Halt	PerRst	PRnW	PrAcc	Res	PrRst	ProbEn	Prob- Trap	Res	Ejtag- Brk	Res	DM	Rs

**Table 9.31 EJTAG Control Register Descriptions** 

Fields					Read/	
Name	Bit(s)		Des	Write	Reset State	
Rocc	31	Reset Occurre The bit indica		reset has occurred:	R/W	1
		Encoding	3	Meaning		
		0	No reset o cleared.	ccurred since bit last		
		1	Reset occu	arred since bit last cleared.		
		applied. This bit must that the incide The <i>EJTAG</i> ( <i>Update-DR</i> st	be cleared bent was detection trol registate unless R	e 1 value as long as reset is  y the probe, to acknowledge cted. ster is not updated in the OCC is 0, or written to 0. This is handling of processor access.		
Psz[1:0]	30:29	R	Undefined			
		PAA[1:0]	Psz[1:0]	Transfer Size		
		00	00	Byte (LE, byte 0; BE, byte 3)		
		01	00	Byte (LE, byte 1; BE, byte 2)		
		10	00	Byte (LE, byte 2; BE, byte 1)		
		11	00	Byte (LE, byte 3; BE, byte 0)		
		00	01	Halfword (LE, bytes 1:0; BE, bytes 3:2)		
		10	01	Halfword (LE, bytes 3:2; BE, bytes 1:0)		
		00	10	Word (LE, BE; bytes 3, 2, 1, 0)		
		00	11	Triple (LE, bytes 2, 1, 0; BE, bytes 3, 2,1)		
		01	11	Triple (LE, bytes 3, 2, 1; BE, bytes 2, 1, 0)		
		All others Reserved				
		Note: LE=littl the byte numb 31:24; byte 2 7:0, independe	per in a 32-b bits 23:16			
Res	28:23	Reserved			R	0

**Table 9.31 EJTAG Control Register Descriptions (Continued)** 

Fiel	lds		Read/	
Name	Bit(s)	Description	Write	Reset State
Doze	22	Doze state The Doze bit indicates any kind of low-power mode. The value is sampled in the Capture-DR state of the TAP controller:	R	0
		Encoding Meaning		
		0 CPU not in low-power mode.		
		1 CPU is in low-power mode.		
		Doze includes the Reduced Power (RP) and WAIT power-reduction modes.		
Halt	21	R	0	
		Encoding Meaning		
		0 Internal system clock is running		
		1 Internal system clock is stopped		
PerRst	20	Peripheral Reset When the bit is set to 1, it is only guaranteed that the peripheral reset has occurred in the system when the read value of this bit is also 1. This is to ensure that the setting from the <i>TCK</i> clock domain gets effect in the CPU clock domain, and in peripherals. When the bit is written to 0, then the bit must also be read as 0 before it is guaranteed that the indication is cleared in the CPU clock domain also. This bit controls the <i>EJ_PerRst</i> signal on the core.	R/W	0
PRnW	19	Processor Access Read and Write This bit indicates if the pending processor access is for a read or write transaction, and the bit is only valid while <i>PrAcc</i> is set.	R	Undefined
		Encoding Meaning		
		0 Read transaction		
		1 Write transaction		

**Table 9.31 EJTAG Control Register Descriptions (Continued)** 

Fie	lds			Read/	
Name	Bit(s)		Description	Write	Reset State
PrAcc	18	Processor Access Read value of this to the EJTAG men	s bit indicates if a Processor Access (PA)	R/W0	0
		Encoding	Meaning		
			o pending processor access		
		1 Pe	ending processor access		
		the end of the PA. A pending Proces but another PA ma exception occurs. Finishing a Proces Rocc bit is set. Tl occurring after the Processor Access	ware must clear this bit to 0 to indicate . Write of 1 is ignored. ssor Access is cleared when <i>Rocc</i> is set, any occur just after the reset if a debug essor Access is not accepted while the this is to avoid that a Processor Access the reset is finished due to indication of a that occurred before the reset. access can clear this bit.		
Res	17	Reserved		R	0
PrRst	16	When the bit is set setting has taken of this bit is also of the <i>TCK</i> clock do domain, and in pe When the bit is wo as 0 before it is gut the CPU clock do This bit controls to used in the system processor and all of reset. Otherwise the	ritten to 0, then the bit must also be read parameted that the indication is cleared in pmain also. The EJ_PrRst signal. If the signal is m, then it must be ensured that both the devices required for a reset are properly the system may fail or hang. The bit the EJTAG Control register is reset by	R/W	0

**Table 9.31 EJTAG Control Register Descriptions (Continued)** 

Fields		Read/	
Name Bit(	Description	Write	Reset State
ProbEn 15	Probe Enable This bit indicates to the CPU if the EJTAG memory is handled by the probe so processor accesses are answer than the probe of the probe	R/W red:  R/W red:  R/W	0 or 1 from EJTAGBOOT
	BOOT indication given)		

**Table 9.31 EJTAG Control Register Descriptions (Continued)** 

Fields			Read/	
Name	Bit(s)	Description	Write	Reset State
ProbTrap	14	Probe Trap This bit controls the location of the debug exception vector:	R/W	0 or 1 from EJTAGBOOT
		Encoding Meaning		
		0 In normal memory 0xBFC0.0480		
		In EJTAG memory at 0xFF20.0200 in dmseg		
		Valid setting of the <i>ProbTrap</i> bit depends on the setting of the <i>ProbEn</i> bit, as described for the <i>ProbEn</i> bit.  The <i>ProbTrap</i> should not be set to 1, for debug exception vector in EJTAG memory, unless the <i>ProbEn</i> bit is also set to 1 to indicate that the EJTAG memory may be accessed.  The read value indicates the effective value to the CPU, due to synchronization issues between <i>TCK</i> and CPU clock domains; however, it is ensured that change of the <i>ProbTrap</i> bit prior to setting the <i>EjtagBrk</i> bit will have effect for the <i>EjtagBrk</i> .  The reset value of the bit depends on whether the EJTAG-BOOT indication is given or not:    Encoding   Meaning		
		EJTAGBOOT indication given)  1 Processor is in debug mode (EJTAG-BOOT indication given)		
Res	13	Reserved	R	0
EjtagBrk	12	EJTAG Break Setting this bit to 1 causes a debug exception to the processor, unless the CPU was in debug mode or another debug exception occurred.  When the debug exception occurs, the processor core clock is restarted if the CPU was in low-power mode. This bit is cleared by hardware when the debug exception is taken.  The reset value of the bit depends on whether the EJTAG-BOOT indication is given or not:    Encoding   Meaning	R/W1	0 or 1 from EJTAGBOOT
		0 Processor is in non-debug mode (No EJTAGBOOT indication given) 1 Processor is in debug mode (EJTAGBOOT indication given)		
Res	11:4	Reserved	R	0

**Table 9.31 EJTAG Control Register Descriptions (Continued)** 

Fie	lds			Read/	
Name	Bit(s)		Description	Write	Reset State
DM	3	Encoding 0 1	Meaning Processor is in non-debug mode Processor is in debug mode Processor is in debug mode Deled in the Capture-DR state of the TAP	R	0
Res	2:0	Reserved		R	0

# 9.5.3 Processor Access Address Register

The Processor Access Address (*PAA*) register is used to provide the address of the processor access in the dmseg, and the register is only valid when a processor access is pending. The length of the Address register is 32 bits, and this register is selected by shifting in the ADDRESS instruction.

### 9.5.3.1 Processor Access Data Register


The *Processor Access Data* (*PAD*) register is used to provide data value to and from a processor access. The length of the Data register is 32 bits, and this register is selected by shifting in the DATA instruction.

The register has the written value for a processor access write due to a CPU store to the dmseg, and the output from this register is only valid when a processor access write is pending. The register is used to provide the data value for a processor access read due to a CPU load or fetch from the dmseg, and the register should only be updated with a new value when a processor access write is pending.


The PAD register is 32 bits wide. Data alignment is not used for this register, so the value in the PAD register matches data on the internal bus. The undefined bytes for a PA write are undefined, and for a PAD read then 0 (zero) must be shifted in for the unused bytes.

The organization of bytes in the *PAD* register depends on the endianess of the core, as shown in Figure 9.28. The endian mode for debug/kernel mode is determined by the state of the *SI\_Endian* input at power-up.

Figure 9.28 Endian Formats for the PAD Register



Most significant byte is at lowest address. Word is addressed by byte address of most significant byte.



Least significant byte is at lowest address. Word is addressed by byte address of least significant byte.

The size of the transaction and thus the number of bytes available/required for the *PAD* register is determined by the Psz field in the *ECR*.

# 9.5.4 Fastdata Register (TAP Instruction FASTDATA)

The width of the Fastdata Register is 1 bit. During a Fastdata access, the Fastdata register is written and read, i.e., a bit is shifted in and a bit is shifted out. During a Fastdata access, the Fastdata register value shifted in specifies whether the Fastdata access should be completed or not. The value shifted out is a flag that indicates whether the Fastdata access was successful or not (if completion was requested).

Figure 9.29 Fastdata Register Format

0 SPrAcc

**Table 9.32 Fastdata Register Field Description** 

Fie	lds		Read/	Power-up
Name	Bits	Description	Write	State
SPrAcc	0	Shifting in a zero value requests completion of the Fast-data access. The <i>PrAcc</i> bit in the <i>EJTAG Control</i> register is overwritten with zero when the access succeeds. (The access succeeds if <i>PrAcc</i> is one and the operation address is in the legal dmseg Fastdata area.) When successful, a one is shifted out. Shifting out a zero indicates a Fastdata access failure. Shifting in a one does not complete the Fastdata access and the <i>PrAcc</i> bit is unchanged. Shifting out a one indicates that the access would have been successful if allowed to complete and a zero indicates the access would not have successfully completed.	R/W	Undefined

The FASTDATA access is used for efficient block transfers between dmseg (on the probe) and target memory (on the processor). An "upload" is defined as a sequence of processor loads from target memory and stores to dmseg. A "download" is a sequence of processor loads from dmseg and stores to target memory. The "Fastdata area" specifies the legal range of dmseg addresses (0xFF20.0000 - 0xFF20.000F) that can be used for uploads and downloads. The Data + Fastdata registers (selected with the FASTDATA instruction) allow efficient completion of pending Fastdata area accesses.

During Fastdata uploads and downloads, the processor will stall on accesses to the Fastdata area. The *PrAcc* (processor access pending bit) will be 1 indicating the probe is required to complete the access. Both upload and download accesses are attempted by shifting in a zero *SPrAcc* value (to request access completion) and shifting out *SPrAcc* to see if the attempt will be successful (i.e., there was an access pending and a legal Fastdata area address was used). Downloads will also shift in the data to be used to satisfy the load from dmseg's Fastdata area, while uploads will shift out the data being stored to dmseg's Fastdata area.

As noted above, two conditions must be true for the Fastdata access to succeed. These are:

- *PrAcc* must be 1, i.e., there must be a pending processor access.
- The Fastdata operation must use a valid Fastdata area address in dmseg (0xFF20.0000 to 0xFF20.000F).

Table 9.33 shows the values of the *PrAcc* and *SPrAcc* bits and the results of a Fastdata access.

Probe Operation	Address Match Check	PrAcc in the Control Register	LSB (SPrAcc) Shifted In	Action in the Data Register	PrAcc Changes To	LSB Shifted Out	Data Shifted Out
Download using	Fails	х	X	none	unchanged	0	invalid
FASTDATA	Passes	1	1	none	unchanged	1	invalid
		1	0	write data	0 (SPrAcc)	1	valid (previous) data
		0	Х	none	unchanged	0	invalid
Upload using	Fails	X	X	none	unchanged	0	invalid
FASTDATA	Passes	1	1	none	unchanged	1	invalid
		1	0	read data	0 (SPrAcc)	1	valid data
		0	Х	none	unchanged	0	invalid

**Table 9.33 Operation of the FASTDATA access** 

There is no restriction on the contents of the Data register. It is expected that the transfer size is negotiated between the download/upload transfer code and the probe software. Note that the most efficient transfer size is a 32-bit word.

The Rocc bit of the Control register is not used for the FASTDATA operation.

### 9.6 TAP Processor Accesses

The TAP modules support handling of fetches, loads and stores from the CPU through the dmseg segment, whereby the TAP module can operate like a *slave unit* connected to the on-chip bus. The core can then execute code taken from the EJTAG Probe and it can access data (via a load or store) which is located on the EJTAG Probe. This occurs

in a serial way through the EJTAG interface: the core can thus execute instructions e.g. debug monitor code, without occupying the memory.

Accessing the dmseg segment (EJTAG memory) can only occur when the processor accesses an address in the range from 0xFF20.0000 to 0xFF2F.FFFF, the *ProbEn* bit is set, and the processor is in debug mode (DM=1). In addition the LSNM bit in the CP0 Debug register controls transactions to/from the dmseg.

When a debug exception is taken, while the *ProbTrap* bit is set, the processor will start fetching instructions from address 0xFF20.0200.

A pending processor access can only finish if the probe writes 0 to *PrAcc* or by a soft or hard reset.

# 9.6.1 Fetch/Load and Store from/to EJTAG Probe Through dmseg

- 1. The internal hardware latches the requested address into the PA Address register (in case of the Debug exception: 0xFF20.0200).
- 2. The internal hardware sets the following bits in the *EJTAG Control* register:

*PrAcc* = 1 (selects Processor Access operation)

PRnW = 0 (selects processor read operation)

Psz[1:0] = value depending on the transfer size

- 3. The EJTAG Probe selects the *EJTAG Control* register, shifts out this control register's data and tests the *PrAcc* status bit (Processor Access): when the *PrAcc* bit is found 1, it means that the requested address is available and can be shifted out.
- 4. The EJTAG Probe checks the *PRnW* bit to determine the required access.
- 5. The EJTAG Probe selects the PA Address register and shifts out the requested address.
- 6. The EJTAG Probe selects the PA Data register and shifts in the instruction corresponding to this address.
- 7. The EJTAG Probe selects the *EJTAG Control* register and shifts a *PrAcc* = 0 bit into this register to indicate to the processor that the instruction is available.
- 8. The instruction becomes available in the instruction register and the processor starts executing.
- 9. The processor increments the program counter and outputs an instruction read request for the next instruction. This starts the whole sequence again.

Using the same protocol, the processor can also execute a load instruction to access the EJTAG Probe's memory. For this to happen, the processor must execute a load instruction (e.g. a LW, LH, LB) with the target address in the appropriate range.

Almost the same protocol is used to execute a store instruction to the EJTAG Probe's memory through dmseg. The store address must be in the range: 0xFF20.0000 to 0xFF2F.FFFF, the *ProbEn* bit must be set and the processor has to be in debug mode (DM=1). The sequence of actions is found below:

- 1. The internal hardware latches the requested address into the PA Address register
- 2. The internal hardware latches the data to be written into the PA Data register.

### EJTAG Debug Support in the M14Kc™ Core

3. The internal hardware sets the following bits in the *EJTAG Control* register:

PrAcc = 1 (selects Processor Access operation)

PRnW = 1 (selects processor write operation)

Psz[1:0] = value depending on the transfer size

- 4. The EJTAG Probe selects the *EJTAG Control* register, shifts out this control register's data and tests the *PrAcc* status bit (Processor Access): when the *PrAcc* bit is found 1, it means that the requested address is available and can be shifted out.
- 5. The EJTAG Probe checks the *PRnW* bit to determine the required access.
- 6. The EJTAG Probe selects the PA Address register and shifts out the requested address.
- 7. The EJTAG Probe selects the PA Data register and shifts out the data to be written.
- 8. The EJTAG Probe selects the *EJTAG Control* register and shifts a *PrAcc* = 0 bit into this register to indicate to the processor that the write access is finished.
- 9. The EJTAG Probe writes the data to the requested address in its memory.
- 10. The processor detects that PrAcc bit = 0, which means that it is ready to handle a new access.

The above examples imply that no reset occurs during the operations, and that *Rocc* is cleared.

Note: Probe accesses and external bus accesses are serialized by the core. A probe access will not begin until all external bus requests have completed. Similarly, a new probe or external bus access will not begin until a pending probe access has completed.

# 9.7 SecureDebug

For security reasons, users can optionally disable certain EJTAG capabilities via the SecureDebug feature in order to prevent untrusted access to the core through debug mode.

# 9.7.1 Disabling EJTAG Debugging

### 9.7.1.1 EJ DisableProbeDebug Signal

An input signal to the core is defined, *EJ\_DisableProbeDebug*, which when asserted, forces *ProbEn*=0 and *ProbTrap*=0. *EJ\_DisableProbeDebug* overrides any other *ProbEn* or *ProbTrap* settings.

Suggested implementation of the *EJ\_DisableProbeDebug* signal is for a microcontroller to provide a bit within non-volatile memory (outside the core) that is pre-programmed to set or clear this control signal.

Table 9.34 EJ\_DisableProbeDebug Signal Overview

Signal	Description	Direction	Compliance
EJ_DisableProbeDebug	When asserted:  • ProbEn = 0  • ProbTrap = 0  • EjtagBrk is disabled <sup>1</sup> .  • EJTAGBOOT is disabled.  • PC Sampling is disabled.  • DINT signal is ignored <sup>1</sup> .	Input	Required for SecureDebug

<sup>1.</sup> An override is provided.

### 9.7.1.2 Override for EjtagBrk and DINT Disable

An override for the *EjtagBrk* and *DINT* disable caused by the *EJ\_DisableProbeDebug* signal is provided by the Memory Protection Unit (MPU) *Config* register field *EjtagBrk\_Override*. This override feature is only available if the Memory Protection Unit is implemented.

The override can be asserted by the CPU during the trusted boot process. Its purpose is to allow a probe to assert *EjtagBrk* or the assertion of the *DINT* signal, which requests a Debug Interrupt exception, thus providing a means of recovering the CPU from a crash or hang. This feature allows a Debug Executive, if one is provided in target firmware, to communicate with the probe over the Fast Debug Channel (FDC) in order to get the attention of the target by causing a debug exception. It also allows a host-based debugger to query the target via Debug Executive commands to determine the cause of the hang.

### 9.7.2 EJTAG Features Unmodified by SecureDebug

SecureDebug will not modify the following EJTAG features:

- FDC (Fast Debug Channel) over EJTAG. This is required to provide a path for an EJTAG probe to send and receive messages via the Debug Executive when one is included in the target code. The physical EJTAG serial connection, pins, and protocol must function correctly as well as a cJTAG (2-wire) connection for FDC.
- *RST*\* signal. This is the hardware signal on the EJTAG connector that connects to the target system reset circuit. It can be asserted by an EJTAG probe.

# 9.8 iFlowtrace™ Mechanism

There is only one optional trace mechanism that is available to extract additional information about program execution. iFlowtrace is a light-weight instruction-only tracing scheme that is sufficient to reconstruct the execution flow in the core and it can only be controlled by debug software. This tracing scheme has been kept very simple to minimize the impact on die size.

The iFlowtrace tracing scheme is not a strict subset of the PDtrace tracing methodology, and its trace format outputs differ from those of PDtrace. Trace formats, using simplified instruction state descriptors, were designed for the iFlowtrace trace to simplify the trace mechanism and to obtain better compression.

Tracing is disabled if the processor enters Debug Mode (refer to the EJTAG specification for description of Debug Mode). This is true for both Normal Trace Mode as well as Special Trace Mode.

The presence of the iFlowtrace mechanism is indicated by the CPO Config3<sub>ITL</sub> register bit.

# 9.8.1 A Simple Instruction-Only Tracing Scheme

A trace methodology can often be mostly defined by its inputs and outputs. Hence this basic scheme is described by the inputs to the core tracing logic and by the trace output format from the core. We assume here that the execution flow of the program is traced at the end of the execution path in the core similar to PDtrace.

# 9.8.1.1 Trace Inputs

- 1. *In\_TraceOn*: when on, legal trace words are coming from the core and at the point when it is turned on, that is for the first traced instruction, a full PC value is output. When off, it cannot be assumed that legal trace words are available at the core interface.
- 2. *In\_Stall*: This says, stall the processor to avoid buffer overflow that can lose trace information. When off, a buffer overflow will simply throw away trace data and start over again. When on, the processor is signalled from the tracing logic to stall until the buffer is sufficiently drained and then the pipeline is restarted.

### 9.8.1.2 Normal Trace Mode Outputs

- 1. Stall cycles in the pipe are ignored by the tracing logic and are not traced. This is indicated by the signal Out\_Valid that is turned off when no valid instruction is being traced. When Out\_Valid is asserted, instructions are traced out as described in the rest of this section. The traced instruction PC is a virtual address.
- 2. In the output format, every sequentially executed instruction is traced as 1'b0.
- 3. Every instruction that is not sequential to the previous one is traced as either a 10 or an 11 (read this as a serial bitstream from left to right). This implies that the target instruction of a branch or jump is traced this way, not the actual branch or jump instruction (this is similar to PDtrace):
- 4. A 10 instruction implies a taken branch for a conditional branch instruction whose condition is unpredictable statically, but whose branch target can be computed statically and hence the new PC does not need to be traced out. Note that if this branch was not taken, it would have been indicated by a 0 bit, that is sequential flow.
- 5. A 11 instruction implies a taken branch for an indirect jump-like instruction whose branch target could not be computed statically and hence the taken branch address is now given in the trace. This includes, for example, instructions like jr, jalr, and interrupts:
  - 11 00 followed by 8 bits of 1-bit shifted offset from the last PC. The bit assignments of this format on the bus between the core tracing logic and the ITCB is:

```
[3:0] = 4'b0011
[11:4] = PCdelta[8:1]
```

• 11 01 - followed by 16 bits of 1-bit shifted offset from the last PC. The bit assignments of this format on the bus between the core tracing logic and the ITCB is:

```
[3:0] = 4'b1011
[19:4] = PCdelta[16:1]
```

• 11 10 - followed by 31 of the most significant bits of the PC value, followed by a bit (NCC) that indicates no code compression. Note that for a MIPS32 or MIPS64 instruction, NCC=1, and for microMIPS instruction NCC=0. This trace record will appear at all transition points between MIPS32/MIPS64 and microMIPS instruction execution.

This form is also a special case of the 11 format and it is used when the instruction is not a branch or jump, but nevertheless the full PC value needs to be reconstructed. This is used for synchronization purposes, similar to the Sync in PDtrace. In iFlowtrace rev 2.0 onwards, the sync period is user-defined, and is counted down and when an internal counter runs through all the values, this format is used. The bit assignments of this format on the bus between the core tracing logic and the ITCB is:

```
[3:0] = 4'b0111

[34:4] = PC[31:1]

[35] = NCC
```

• 11 11 - Used to indicate trace resumption after a discontinuity occurred. The next format is a 1110 that sends a full PC value. A discontinuity might happen due to various reasons, for example, an internal buffer overflow, and at trace-on/trace-off trigger action.

# 9.8.2 Special Trace Modes

iFlowtrace 2.0 adds special trace modes which can only be active when the normal tracing mode is disabled. Software can determine which modes are supported by attempting to write the enable bits in the *IFCTL* register. Software can check the Illegal bit in the *IFCTL* register—if an unsupported combination of modes is requested, the bit will be set and the trace contents will be unpredictable. The special trace modes are described below.

#### 9.8.2.1 Mode Descriptions

### Delta Cycle Mode

This mode is specified in combination with the other special trace modes. It is enabled via the CYC bit in the Control/Status Register. When delta cycle reporting is enabled, each trace message will include a 10b delta cycle value which reports the number of cycles that have elapsed since the last message was generated. A value of 0 indicates that the two messages were generated in the same cycle. A value of 1 indicates that they were generated in consecutive cycles. If 1023 cycles elapse without an event being traced, a counter rollover message is generated.

Note: If the processor clocks stop due to execution of the WAIT instruction, the delta cycle counter will also stop and will report 'active' cycles between events rather than 'total' cycles.

#### **Breakpoint Match Mode**

This modes uses EJTAG data and instruction breakpoint hardware to enable a trace of PC values. Instead of starting or stopping trace, a triggerpoint will cause a single breakpoint match trace record. This record indicates that there was a triggerpoint match, the breakpoint ID of the matching breakpoint, and the PC value of an instruction that matched the instruction of data breakpoint. This mode can only be used when normal tracing mode is turned off. This mode can not be used in conjunction with other special trace modes. This mode is enabled or disabled via the BM field in the Control/Status register (see Section 9.8.6 "ITCB Register Interface for Software Configurability").

The breakpoints used in this mode must have the TE bet set to enable the match condition.

Software should avoid setting up overlapping breakpoints. The behavior when multiple matches occur on the same instruction is to report a BreakpointID of 7.

### Filtered Data Tracing Mode

This mode uses EJTAG data breakpoint hardware to enable a trace of data values. Rather than starting or stopping trace as in normal trace mode, a data triggerpoint will cause a filtered data trace record. This record indicates that there was a data triggerpoint match, the breakpoint ID of the matching breakpoint, whether it was a load or store, the size of the request, low order address bits, and the data value. This mode can only be used when normal tracing mode is turned off. This mode can not be used in conjunction with other special trace modes. This mode can be enabled or disabled via the FDT bit in the Control/Status register (see Section 9.8.6 "ITCB Register Interface for Software Configurability").

The corresponding data breakpoint must have the TE bit set to enable the match condition.

Software should avoid setting up overlapping data breakpoints. The behavior when multiple matches on one load or store are detected is to report a BreakpointID of 7.

### Extended Filtered Data Tracing Mode

Extends Filtered Data Tracing Mode by adding the virtual address of the load/store instruction to the generated trace information. (see Section "Filtered Data Tracing Mode" above).

This behavior is enabled/disabled by the FDT\_CAUSE field in the *IFCTL* Control/Status register (see Section 9.8.6 "ITCB Register Interface for Software Configurability"). FDT\_CAUSE only has effect if the FDT field is also set.

The extended trace sequence is a FDT trace message followed by the Breakpoint Match (BM) trace message. If the  $IFCTL_{CYC}$  field is set, the FDT trace message will have a DeltaCycle Message value of '0' directly followed by the Breakpoint Match message. This message sequence (FDT, delta cycle of 0, and BM) indicates to the trace disassembler that Extended Filtered Data Tracing mode is enabled ( $IFCTL_{EDT\_CAUSE}=1$ ).

### Function Call/Return and Exception Tracing Mode

In this mode, the PC value of function calls and returns and/or exceptions and returns are traced out. This mode can only be used when normal tracing mode is turned off. This mode cannot be used in conjunction with other special trace modes. The function call/return and exception/return are independently enabled or disabled via the FCR and ER bits in the Control//Status register (see Section 9.8.6 "ITCB Register Interface for Software Configurability").

These events are reported for the following instructions:

- MIPS32 function calls: JAL, JALR, JALR.HB, JALX
- microMIPS function calls: JAL, JALR, JALR.HB, JALX, JALR16, JALRS16, JALRS, JALRS.HB, JALS
- MIPS32 function returns: JR, JR.HB
- microMIPS function returns: JR, JR.HB, JRC, JRADDIUSP, JR16
- Exceptions: Reported on the first instruction of the exception handler
- Exception returns: ERET

• MCU ASE Interrupt returns: IRET

### Other Trace Messages

In any of the special trace modes, it is possible to embed messages into the trace stream directly from a program. This is done by writing to the *UserTraceData1* or *UseTraceData2* Cop0 registers. When *UserTraceData1* register is written, a trace message of type "User Triggered Message 1" (UTM1) is generated. When *UserTraceData2* register is written, a trace message of type "User Triggered Message 2" (UTM2) is generated. Please refer to 5.2.43 "User Trace Data1 Register (CP0 Register 23, Select 3)/User Trace Data2 Register (CP0 Register 24, Select 3)" on page 173.

Overflow messages can also be generated when tracing off-chip if the IO control bit is 0 and trace data is generated faster than it is consumed. No overflow will be generated when using on-chip trace.

### 9.8.2.2 Special Trace Mode Outputs

The normal and special trace modes cannot be enabled at the same time because the trace message encoding is not unique between the two modes. The software reading the trace stream must be aware of which mode is selected to know how to interpret the bits in the trace stream. The message types for each type of special trace message are unique.

- 00 (as above, read a bitstream from left to right) Delta Cycle Rollover message. The output format is: [1:0] = 2'b00
- 010 User Trace Message. The format of this type of message is: [2:0] = 3'b010
  [34:3] = Data[31:0]
  [35] = UTM2/UTM1 (1=UTM2, 0=UTM1)
  [44:36] = DeltaCycle (if enabled)
- 011 Reserved
- 10 Breakpoint Match Message. The output format during this trace mode is:

```
[1:0] = 2'b01

[5:2] = BreakpointID

[6] = Instruction Breakpoint

[37:7] = MatchingPC[31:1]

[38] = NCC

[48:39] = DeltaCycle (if enabled)
```

Note that for a MIPS32 or MIPS64 instruction, NCC=1, and for microMIPS instruction NCC=0.

• 110 - Filtered Data Message. The output format during this trace mode is:

```
[2:0] = 3'b011

[6:3] = BreakpointID

[7] = Load/Store (1=Load, 0=Store)

[8] = FullWord (1=32b data, 0= <32b)

[14:5] = Addr[7:2]

[46:15] = {32b data value} OR

[46:15] = {BE[3:0], 4'b0, 24b data value} OR

[46:15] = {BE[3:0], 12'b0, 16b data value} OR

[46:15] = {BE[3:0],20'b0, 8b data value}

[56:47] = DeltaCycle (if enabled)
```

• 1110 - Function Call/Return/Exception Tracing. The output format during this trace mode is:

```
[3:0] = 4'b0111
```

[4] = FC

[5] = Ex

[6] = R

[37:8] = PC[31:1]

[38] = NCC

[48:39] = Delta Cycle (if enabled)

Note that for a MIPS32 or MIPS64 instruction, NCC=1, and for microMIPS instruction NCC=0. FC=1 implies a function call, Ex=1 implies the start of an exception handler, and R=1 implies a function or exception return.

• 1111- Overflow message. The format of this type of message is: [3:0] = 4'b1111

### 9.8.3 ITCB Overview

The iFlowtrace Control Block (ITCB) is responsible for accepting trace signals from the CPU core, formatting them, and storing them into an on-chip FIFO. The figure also shows the Probe Interface Block (PIB) which reads the FIFO and outputs the memory contents through a narrow off-chip trace port.




Figure 9.30 Trace Logic Overview

### 9.8.4 ITCB iFlowtrace Interface

The iFlowtrace interface consists of 57 data signals plus a valid signal. The 57 data signals encode information about what the CPU is doing in each clock cycle. Valid indicates that the CPU is executing an instruction in this cycle and

therefore the 57 data signals carry valid execution information. The iFlowtrace data bus is encoded as shown in Table 9.35. Note that all the non-defined upper bits of the bus are zeroes.

**Table 9.35 Data Bus Encoding** 

Valid	Data (LSBs)	Description
0	X	No instructions executed in this cycle
1	0	Normal Mode: Sequential instruction executed
1	01	Normal Mode: Branch executed, destination predictable from code
1	<8>0011	Normal Mode: Discontinuous instruction executed, PC offset is 8 bit signed offset
1	<16>1011	Normal Mode: Discontinuous instruction executed, PC offset is 16 bit signed offset
1	<ncc>&lt;31&gt;0111</ncc>	Normal Mode: Discontinuous instruction or synchronization record, No Code Compression (NCC) bit included as well as 31 MSBs of the PC value
1	00	Special Mode: Delta Cycle Rollover message
1	<10><32>010	Special Mode: User add-in Trace Message. 32 bit user data as well as 10 bit delta cycle if enabled.
1	<10> <ncc>&lt;31&gt;&lt;1&gt;&lt;4&gt;01</ncc>	Special Mode: Breakpoint Match Message. 4-bit breakpoint ID, 1 bit indicates breakpoint type, 31 MSBs of the PC value, NCC bit included as well as 10-bit delta cycle if enable.
1	<10><32><6><1><1><4>011	Special Mode: Filtered Data Message. 4 bit breakpoint ID, 1 bit load or store indication, 1 bit full word indication, 6 bit of addr[7:2], 32 bit of the data information included as well as 10 bit delta cycle if enabled.
1	<10> <ncc>&lt;31&gt;<r><ex><fc>011</fc></ex></r></ncc>	Special Mode: Function Call/Return/Exception Tracing. 1 bit function call indication, 1 bit exception indication, 1 bit function or exception return indication, 31 MSBs of the PC value, NCC bit included as well as 10 bit delta cycle if enabled.
1	1111	Internal overflow

# 9.8.5 TCB Storage Representation

Records from iFlowtrace are inserted into a memory stream exactly as they appear in the iFlowtrace data output. Records are concatenated into a continuous stream starting at the LSB. When a trace word is filled, it is written to memory along with some tag bits. Each record consists of a 64-bit word, which comprises 58 message bits and 6 tag bits or header bits that clarify information about the message in that word.

The ITCB includes a 58-bit shift register to accumulate trace messages. When 58 or more bits are accumulated, the 58 bits and 6 tag bits are sent to the memory write interface. Messages may span a trace word boundary; in this case, the 6 tag bits indicate the bit number of the first full trace message in the 58-bit data field.

The tag bits are slightly encoded so they can serve a secondary purpose of indicating to off-chip trace hardware when a valid trace word transmission begins. The encoding ensures that at least one of the 4 LSBs of the tag is always a 1 for a valid trace message. The tag values are shown in Table 9.36. The longest trace message is 57 bits (filtered data trace in special trace mode with delta cycle), so the starting position indicated by the tag bits is always between 0 and 56.

Table 9.36 Tag Bit Encoding

Starting Bit of First Full	Encoding
Trace Message	(decimal)
0	58

Table 9.36 Tag Bit Encoding

Starting Bit of First Full Trace Message	Encoding (decimal)
16	59
32	60
48	61
Unused	0,16,32,48
Reserved	62,63
Others	StartingBit

When trace stops (ON set to zero), any partially filled trace words are written to memory. Any unused space above the final message is filled with 1's. The decoder distinguishes 1111 patterns used for fill in this position from an 1111 overflow message by recognizing that it is the last trace word.

These trace formats are written to a trace memory that is either on-chip or off-chip. No particular size of SRAM is specified; the size is user selectable based on the application needs and area trade-offs. Each trace word can typically store about 20 to 30 instructions in normal trace mode, so a 1 KWord trace memory could store the history of 20K to 30K executed instructions.

The on-chip SRAM or trace memory is written continuously as a circular buffer. It is accessible via drseg address mapped registers. There are registers for the read pointer, write pointer, and trace word. The write pointer register includes a wrap bit that indicates that the pointer has wrapped since the last time the register was written. Before starting trace, the write pointer would typically be set to 0. To read the trace memory, the read pointer should be set to 0 if there has not been a wrap, or to the value of the write pointer if there has been. Reading the trace word register will read the entry pointed to by the read pointer and will automatically increment the read pointer. Software can continue reading until all valid entries have been read out.

# 9.8.6 ITCB Register Interface for Software Configurability

The ITCB includes a drseg memory interface to allow software to set up tracing and read the current status. If an on-chip trace buffer is also implemented, there are additional registers included for accessing it.

### 9.8.6.1 iFlowtrace Control/Status (IFCTL) Register (offset 0x3fc0)

The Control/Status register provides the mechanism for turning on the different trace modes. Figure 9.31 has the format of the register and Table 9.37 describes the register fields.

Figure 9.31 Control/Status Register

31	30		16	15	14	13	12	11	10	9	8	5	4	3	2	1	0
Illegal		0		FDT_CAUSE	CYC	FDT	BM	ER	FCR	EST	SyP		OfClk	OfC	Ю	En	On

**Table 9.37 Control/Status Register Field Descriptions** 

Fields			Read /	Reset		
Name	Bits	Description	Write	State	Compliance	
0	30:16	Reserved for future use. Read as zeros, must be written as zeros	R	0	Required	
Illegal	31	This bit is set by hardware and indicates if the currently enabled trace output modes are an illegal combination. A value of 1 indicates an unsupported setting. A value of 0 indicates that the currently selected settings are legal.	R	0	Required	
FDT_CAUSE	USE  15  Extended Filtered Data Trace mode (FDT). Adds causing load/store virtual address to Filtered Data Trace.  FDT_CAUSE only has effect if FDT is set.  The extended trace sequence is a FDT trace message followed by the Breakpoint Match (BM) trace message. If CYC is set, the FDT trace message will have a DeltaCycle Message value of '0' directly followed by the Breakpoint match (BM) message. This message sequence (FDT, delta cycle of 0, and BM) indicates to the trace disassembler that Extended Filtered Data Tracing mode is enabled.		R/W	0	Optional for iFlowtrace rev 2.0+	
CYC	14	Delta Cycle Mode: This mode can be set in combination with the EST special trace modes. When set, a delta cycle value is included in each of the trace messages and indicates the number of cycles since the last message was generated. If this tracing mode is not implemented, the field is read-only and read as zero.	R/W 0		Optional for iFlowtrace rev 2.0+	
FDT	13	Filtered Data Trace mode. If set, on a data breakpoint match, the data value of the matching breakpoint is traced. Normal tracing is inhibited when this mode is active. If this tracing mode is not implemented, the field is read-only and read as zero.	R/W	0	Optional for iFlowtrace rev 2.0+	
BM	12	Breakpoint Match. If set, only instructions that match instruction or data breakpoints are traced. Normal tracing is inhibited when this mode is active. If this tracing mode is not implemented, the field is read-only and read as zero.	R/W	0	Optional for iFlowtrace rev 2.0+	
ER	11	Trace exceptions and exception returns. If set, trace includes markers for exceptions and exception returns. Can be used in conjunction with the FCR bit. Inhibits normal tracing. If this tracing mode is not implemented, the field is read-only and read as zero.	R/W	0	Optional for iFlowtrace rev 2.0+	
FCR	10	Trace Function Calls and Returns. If set, trace includes markers for function calls and returns. Can be used in conjunction with the ER bit. If this tracing mode is not implemented, the field is read-only and read as zero.	R/W	0	Optional for iFlowtrace rev 2.0+	
EST	9	Enable Special Tracing Modes. If set, normal tracing is inhibited, allowing the user to choose one of several special tracing modes. Setting this bit inhibits normal trace mode. If no special tracing modes are implemented, this field is read-only, and read as zero.	R/W	0	Optional for iFlowtrace rev 2.0+	
SyP	8:5	Synchronization Period. The synchronization period is set to 2 <sup>(SyP+8)</sup> instructions. Thus a value of 0x0 implies 256 instructions, and a value of 0xF implies 8M instructions.	R/W	Required for iFlowtrace rev 2.0+		

**Table 9.37 Control/Status Register Field Descriptions (Continued)** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
OfClk	4	Controls the Off-chip clock ratio. When the bit is set, this implies 1:2, that is, the trace clock is running at 1/2 the core clock, and when the bit is clear, implies 1:4 ratio, that is, the trace clock is at 1/4 the core clock. Ignored unless OfC is also set.	R/W	0	Required
OfC	3	Off-chip. 1 enables the PIB (if present) to unload the trace memory. 0 disables the PIB and would be used when on-chip storage is desired or if a PIB is not present. This bit is settable only if the design supports both on-chip and off-chip modes. Otherwise is a read-only bit indicating which mode is supported.	R/W or R	Preset	Required
IO	2	Inhibit overflow. If set, the CPU is stalled whenever the trace memory is full. Ignored unless OfC is also set.	R/W	0	Required
En	1	Trace enable. This bit may be set by software or by Trace-on/Trace-off action bits from the Complex Trigger block. Software writes EN with the desired initial state of tracing when the ITCB is first turned on and EN is controlled by hardware thereafter. EN turning on and off does not flush partly filled trace words.	R/W	0	Required
On	0	Software control of trace collection. 0 disables all collection and flushes out any partially filled trace words.	R/W	0	Required

# 9.8.6.2 ITCBTW Register (offset 0x3F80)

The *ITCBTW* register is used to read Trace Words from the on-chip trace memory. The TW read is the TW pointed to by the *ITCBRDP* register. A side effect of reading the *ITCBTW* register is that the *ITCBRDP* register increments to the next TW in the on-chip trace memory. If *ITCBRDP* is at the max size of the on-chip trace memory, the increment wraps back to address zero.

Note that this is a 64b register. On a 32b processor, software must read the upper word (offset 0x3F84) first as the address increment takes place on a read of the lower word (0x3F80).

The format of the ITCBTW register is shown below, and the field is described in Table 9.38.

Figure 9.32 ITCBTW Register Format



# **Table 9.38 ITCBTW Register Field Descriptions**

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Data	63:0	Trace Word	R	Undefined	Required

### 9.8.6.3 ITCBRDP Register (Offset 0x3f88)

The *ITCBRDP* register is the address pointer to on-chip trace memory. It points to the TW read when reading the *ITCBTW* register. This value will be automatically incremented after a read of the *ITCBTW* register.

The format of the *ITCBRDP* register is shown below, and the field is described in Table 9.39. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

# Figure 9.33 ITCBRDP Register Format



### **Table 9.39 ITCBRDP Register Field Descriptions**

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required
Address	n:0	Byte address of on-chip trace memory word.	R/W	Undefined	Required

# 9.8.6.4 ITCBWRP Register (Offset 0x3f90)

The *ITCBWRP* register is the address pointer to on-chip trace memory. It points to the location where the next new TW for on-chip trace will be written. The top bit in the register indicates whether the pointer has wrapped. If it has, then the write pointer will also point to the oldest trace word. and the read pointer can be set to that to read the entire array in order. If it is cleared, then the read pointer can be set to 0 to read up to the write pointer position.

The format of the *ITCBWRP* register is shown below, and the field is described in Table 9.40. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

### Figure 9.34 ITCBWRP Register Format



### **Table 9.40 ITCBWRP Register Field Descriptions**

Fields		Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Wrap	31	Indicates that the entire array has been written at least once	R/W	Undefined	Required
0	30:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required
Address	n:0	Byte address of the next on-chip trace memory word to be written	R/W	Undefined	Required

# 9.8.7 ITCB iFlowtrace Off-Chip Interface

The off-chip interface consists of a 4-bit data port (*TR\_DATA*) and a trace clock (*TR\_CLK*). *TR\_CLK* can be a DDR clock; that is, both edges are significant. *TR\_DATA* and *TR\_CLK* follow the same timing and have the same output structure as the PDtrace TCB described in MIPS specifications. The trace clock is synchronous to the system clock but running at a divided frequency. The *OfClk* bit in the *Control/Status* register indicates the ratio between the trace clock and the core clock. The Trace clock is always 1/2 of the trace port data rate, hence the "full speed" ITCB outputs data at the CPU core clock rate but the trace clock is half that, hence the 1:2 OfClk value is the full speed, and the 1:4 OfClk ratio is half-speed.

When a 64-bit trace word is ready to transmit, the PIB reads it from the FIFO and begins sending it out on *TR\_DATA*. It is sent in 4-bit increments starting at the LSBs. In a valid trace word, the 4 LSBs are never all zero, so a probe listening on the *TR\_DATA* port can easily determine when the transmission begins and then count 15 additional cycles to collect the whole 64-bit word. Between valid transmissions, *TR\_DATA* Is held at zero and *TR\_CLK* continues to run.

TR\_CLK runs continuously whenever a probe is connected. An optional signal TR\_PROBE\_N may be pulled high when a probe is not connected and could be used to disable the off-chip trace port. If not present, this signal must be tied low at the Probe Interface Block (PIB) input.

The following encoding is used for the 6 tag bits to tell the PIB receiver that a valid transmission is starting:

```
// if (srcount == 0), EncodedSrCount = 111010 = 58
// else if (srcount == 16) EncodedSrCount = 111011 = 59
// else if (srcount == 32) EncodedSrCount = 111100 = 60
// else if (srcount == 48) EncodedSrCount = 111101 = 61
// else EncodedSrCount = srcount
```

# 9.8.8 Breakpoint-Based Enabling of Tracing

Each hardware breakpoint in the EJTAG block (see the MIPS EJTAG Specification, MD00047, revision 4.14) has a control bit associated with it that enables a trigger signal to be generated on a break match condition. In special trace mode, this trigger can be used to insert an event record into the trace stream. In normal trace mode, this trigger signal can be used to turn trace on or off, thus allowing a user to control the trace on/off functionality using breakpoints. Similar to the TraceIBPC and TraceDBPC registers in PDtrace, registers are defined to control the start and stop of iFlowtrace. The details on the actual register names and drseg addresses are shown in Table 9.41.

Table 9.41 drseg Registers that Enable/Disable Trace from Breakpoint-Based Triggers

Register Name	drseg Address	Reset Value	Description
ITrigiFlowTrcEn	0x3FD0	0	Register that controls whether or not hard- ware instruction breakpoints can trigger iFlowtrace tracing functionality
DTrigiFlowTrcEn	0x3FD8	0	Register that controls whether or not hardware data and tuple breakpoints can trigger iFlowtrace tracing functionality

The bits in each register are defined as follows:

• Bit 28 (IE/DE): Used to specify whether the trigger signal from EJTAG simple or complex instruction (data or tuple) break should trigger iFlowtrace tracing functions or not. A value of 0 disables trigger signals from EJTAG instruction breaks, and 1 enables triggers for the same.

• Bits 14:0 (IBrk/DBrk): Used to explicitly specify which instruction (data or tuple) breaks enable or disable iFlowtrace. A value of 0 implies that trace is turned off (unconditional trace stop) and a value of 1 specifies that the trigger enables trace (unconditional trace start).

# 9.9 PC/Data Address Sampling

It is often useful for program profiling and analysis to periodically sample the value of the PC. This information can be used for statistical profiling akin to gprof, and is also very useful for detecting hot-spots in the code. In a multi-threaded environment, this information can be used to understand thread behavior, and to verify thread scheduling mechanisms in the absence of a full-fledged tracing facility like PDtrace.

The PC sampling feature is optional within EJTAG, but EJTAG and the TAP controller must be implemented if PC Sampling is required. When implemented, PC sampling can be turned on or off using an enable bit; when the feature is enabled, the PC value is continually sampled.

The presence or absence of the PC Sampling feature is indicated by the PCS (PC Sample) bit in the Debug Control Register. If PC sampling is implemented, and the PCSe (PC Sample Enable) bit in the Debug Control Register is also set to one, then the PC values are constantly sampled at the defined rate (DCR<sub>PCR</sub>) and written to a TAP register. The old value in the TAP register is overwritten by the new value, even if this register has not been read out by the debug probe.

The presence or absence of Data Address Sampling is indicated by the DAS (Data Address Sample) bit in the Debug Control Register and enabled by the DASe (Data Address Sampling Enable) bit in the Debug Control Register.

The sample rate is specified by the 3-bit *PCR* (PC Sample Rate) field (bits 8:6) in the Debug Control Register (*DCR*). These three bits encode a value 2<sup>5</sup> to 2<sup>12</sup> in a manner similar to the specification of SyncPeriod. When the implementation allows these bits to be written, the internal PC sample counter will be reset by each write, so that counting for the requested sample rate is immediately restarted.

The sample format includes a New data bit, the sampled value, the ASID of the sampled value (if not disabled by PCnoASID, bit 25 in *DCR*). Figure 9.35shows the format of the sampled values in the PCSAMPLE TAP register for MIPS32. The New data bit is used by the probe to determine if the sampled data just read out is new or has already been read and must be discarded.

Figure 9.35 PCSAMPLE TAP Register Format (MIPS32)

40	33	32	1	0
ASID (if	enabled)		PC or Data Address	New

The sampled PC value is the PC of the graduating instruction in the current cycle. If the processor is stalled when the PC sample counter overflows, then the sampled PC is the PC of the next graduating instruction. The processor continues to sample the PC value even when it is in Debug mode.

Note that some of the smaller sample periods can be shorter than the time needed to read out the sampled value. That is, it might take 41 (TCK) clock ticks to read a MIPS32 sample, while the smallest sample period is 32 (processor) clocks. While the sample is being read out, multiple samples may be taken and discarded, needlessly wasting power. To reduce unnecessary overhead, the TAP register includes only those fields that are enabled. If both PC Sampling and Data Sampling are enabled, then both samples are included in the PCSample scan register. PC Sample is in the least significant bits followed by a Data Address Sample. If either PC Sampling or Data Address Sampling is disabled, then the TAP register does not include that sample. The total scan length is 49 \* 2 = 82 bits if all fields are present and enabled.

# 9.9.1 PC Sampling in Wait State

Note that the processor samples PC even when it is asleep, that is, in a WAIT state. This permits an analysis of the amount of time spent by a processor in WAIT state which may be used for example to revert to a low power mode during the non-execution phase of a real-time application. But counting cycles to update the PC sample value is a waste of power. Hence, when in a WAIT state, the processor must simply switch the New bit to 1 each time it is set to 0 by the probe hardware. Hence, the external agent or probe reading the PC value will detect a WAIT instruction for as long as the processor remains in the WAIT state. When the processor leaves the WAIT state, then counting is resumed as before.

# 9.9.2 Cache Miss PC Sampling

EJTAG revision 5.0 adds a new optional mechanism for triggering PC sampling when an instruction fetch misses in the I-cache. When PCIM (bit 26 in *DCR*) is 1, PC addresses that hit the cache are not sampled. When the PCSR counter triggers, the most recent instruction whose fetch missed the cache is stored and available for EJTAG to shift out through PCSAMPLE. Over time, this collection mode results in an overall picture of the instruction cache behavior and can be used to increase performance by re-arranging code to minimize cache thrashing.

# 9.9.3 Data Address Sampling

EJTAG revision 5.0 extends the PC sampling mechanism to allow sampling of data (load and store) addresses. This feature is enabled with DASe, bit 23 in the Debug Control Register. When enabled, the PCSAMPLE scan register includes a data address sample. All load and store addresses can be captured, or they can be qualified using a data breakpoint trigger. DASQ=1 configures data sampling to record a data address only when it triggers data breakpoint 0. To be used for Data Address Sampling qualification, data breakpoint 0 must be enabled using its TE (trigger enable) bit.

PCSR controls how often data addresses are sampled. When the PCSR counter triggers, the most recent load/store address generated is accepted and made available to shift out through PCSAMPLE.

# 9.10 Fast Debug Channel

The Fast Debug Channel (FDC) mechanism provides an efficient means to transfer data between the core and an external device using the EJTAG TAP pins. The external device would typically be an EJTAG probe and that is the term used here, but it could be something else. FDC utilizes two First In First Out (FIFO) structures to buffer data between the core and probe. The probe uses the FDC TAP instruction to access these FIFOs, while the core itself accesses them using memory accesses. To transfer data out of the core, the core writes one or more pieces of data to the transmit FIFO. At this time, the core can resume doing other work. An external probe would examine the status of the transmit FIFO periodically. If there is data to be read, the probe starts to receive data from the FIFO, one entry at a time. When all data from the FIFO has been drained, the probe goes back to waiting for more data. The core can either choose to be informed of the empty transmit FIFO via an interrupt, or it can choose to periodically check the status. Receiving data works in a similar manner - the probe writes to the receive FIFO. At that time, the core is either interrupted, or finds out via polling a status bit. The core can then do load accesses to the receive FIFO and receive data being sent to it by the probe. The TAP transfer is bidirectional - a single shift can be pulling transmit data and putting receive data at the same time.

The primary advantage of FDC over normal processor accesses or fastdata accesses is that it does not require the core to be blocked when the probe is reading or writing to the data transfer FIFOs. This significantly reduces the core overhead and makes the data transfer far less intrusive to the code executing on the core.

Refer to the EJTAG Specification [12] for the general details on FDC. The remainder of this section describes implementation specific behavior and register values.

The FDC memory mapped registers are located in the common device memory map (CDMM) region. FDC has a device ID of 0xFD.

## 9.10.1 Common Device Memory Map

Software on the core accesses FDC through memory-mapped registers, located within the Common Device Memory Map (CDMM). The CDMM is a region of physical address space that is reserved for mapping IO device configuration registers within a MIPS processor. The base address and enabling of this region is controlled by the *CDMMBase* CP0 register, as described in 5.2.29 "CDMMBase Register (CP0 Register 15, Select 2)" on page 152.

Refer to MIPS® Architecture For Programmers Volume III [9] for full details on the CDMM.

## 9.10.2 Fast Debug Channel Interrupt

The FDC block can generate an interrupt to inform software of incoming data being available or space being available in the outgoing FIFO. This interrupt is handled similarly to the timer or performance counter interrupts. The CauseFDCI bit indicates that the interrupt is pending. The interrupt is also sent to the core output SI\_FDCI where it is combined with one of the SI\_Int pins. For non-EIC mode, the SI\_IPFDCI input indicates which interrupt pin is has been combined with and this information is reflected in the IntCtIIPFDCI field. Note that this interrupt is a regular interrupt and not a debug interrupt.

The FDC Configuration Register (see Section 9.10.6.2 "FDC Configuration (FDCFG) Register (Offset 0x8)") includes fields for enabling and setting the threshold for generating each interrupt. Receive and transmit interrupt thresholds are specified independently, but they are ORed together to form a single interrupt.

The following interrupt thresholds are supported:

- Interrupts Disabled: No interrupt will be generated and software must poll the status registers to determine if incoming data is available or if there is space for outgoing data.
- Minimum Core Overhead: This setting minimizes the core overhead by not generating an interrupt until the receive FIFO (RxFIFO) is completely full or the transmit FIFO (TxFIFO) is completely empty.
- Minimum latency: To have the core take data as soon as it is available, the receive interrupt can be fired whenever the RxFIFO is not empty. There is a complimentary TxFIFO not full setting although that may not be quite as useful.
- Maximum bandwidth: When configured for minimum core overhead, bandwidth between the probe and core can
  be wasted if the core does not service the interrupt before the next transfer occurs. To reduce the chances of this
  happening, the interrupt threshold can be set to almost full or almost empty to generate an interrupt earlier. This
  setting causes receive interrupts to be generated when there are 0 or 1 unused RxFIFO entries. Transmit interrupts are generated when there are 0 or 1 used TxFIFO entries (see note in following section about this condition)

### 9.10.3 M14Kc™ Core FDC Buffers

Figure 9.36 shows the general organization of the transmit and receive buffers on the M14Kc core.




Figure 9.36 Fast Debug Channel Buffer Organization

One particular thing to note is the asynchronous crossings between the *EJ\_TCK* and *SI\_ClkIn* clock domains. This crossing is handled with a handshake interface that safely transfers data between the domains. Two data registers are included in this interface, one in the source domain and one in the destination domain. The control logic actively manages these registers so that they can be used as FIFO entries. The fact that one FIFO entry is in the *EJ\_TCK* clock domain is normally transparent, but it can create some unexpected behavior:

- TxFIFO availability: Data is first written into the *SI\_Clk* FIFO entries, then into the *EJ\_TCK* FIFO entry, requiring several *EJ\_TCK* cycles to complete the handshake and move the data. *EJ\_TCK* is generally much slower than *SI\_ClkIn*, and may even be stopped (although that would be uncommon when this feature is in use). This can result in not enough space for new data, even though there are only N-1 data values queued up. To prevent the loss of data, the *TxF* flag in *FDSTAT* is set when all of the *SI\_ClkIn* FIFO entries are full. Software writes to the FIFO should always check the *TxF* bit before attempting the write and should not make any assumptions about being able to use all entries arbitrarily. i.e., software seeing the *FxE* bit set should not assume that it can write *TxCnt* data words without checking for full.
- TxFIFO Almost Empty Interrupt: As transmit data moves from SI\_ClkIn to EJ\_TCK, both of the flops will temporarily look full. This makes it difficult to determine when just 1 FIFO entry is in use. To enable a simpler condition, the almost empty TxInterrupt condition is set when all of the SI\_ClkIn FIFO entries are empty. When this

condition is met, there will be 0 or 1 valid entries. However, the interrupt will not be asserted when there is only one valid entry if it is an *SI\_Clkln* entry

• The RxFIFO has similar characteristics, but these are even less visible to software since SI\_ClkIn must be running to access the FDC registers.

# 9.10.4 Sleep mode

FDC data transfers do not prevent the core from entering sleep mode and will proceed normally in sleep mode. The FDC block monitors the TAP interface signals with a free-running clock. When new receive data is available or transmit data can be sent, the gated clock will be enabled for a few cycles to transfer the data and then allowed to stop again. If FDC interrupts are enabled, transferring data may cause an interrupt to be generated which can wake the core up.

# 9.10.5 FDC TAP Register

The FDC TAP instruction performs a 38-bit bidirectional transfer of the FDC TAP register. The register format is shown in Figure 9.37 and the fields are described in Figure 9.42

Figure 9.37 FDC TAP Register Format

	37	36	35	32	31		0
In	Probe Data Accept	Data In Valid		ChannelID		Data	
Out	Receive Buffer Full	Data Out Valid		Chamich		Data	

#### Table 9.42 FDC TAP Register Field Descriptions

Fields			Read /	Reset
Name	Bits	Description	Write	State
Probe Data Accept	37	Indicates to core that the probe is accepting the data that was scanned out.	W	Undefined
Data In Valid	36	Indicates to core that the probe is sending new data to the receive FIFO.		Undefined
Receive Buffer Full	37	Indicates to probe that the receive buffer is full and the core will not accept the data being scanned in. Analogous to ProbeDataAccept, but opposite polarity		0x0
Data Out Valid	36	Indicates to probe that the core is sending new data from the transmit FIFO	R	0
ChannelID	35:32	Channel number associated with the data being scanned in or out. This field can be used to indicate the type of data that is being sent and allow independent communication channels  Scanning in a value with ChannelID=0xd and Data In Valid = 0 will generate a receive interrupt. This can be used when the probe has completed sending data to the core.	R/W	Undefined

**Table 9.42 FDC TAP Register Field Descriptions** 

Fie	lds		Read /	Reset
Name	Bits	Description		State
Data	31:0	Data value being scanned in or out	R/W	Undefined

## 9.10.6 Fast Debug Channel Registers

This section describes the Fast Debug Channel registers. CPU access to FDC is via loads and stores to the FDC device in the Common Device Memory Map (CDMM) region. These registers provide access control, configuration and status information, as well as access to the transmit and receive FIFOs. The registers and their respective offsets are shown in Table 9.43

**Table 9.43 FDC Register Mapping** 

Offset in CDMM device block	Register Mnemonic	Register Name and Description
0x0	FDACSR	FDC Access Control and Status Register
0x8	FDCFG	FDC Configuration Register
0x10	FDSTAT	FDC Status Register
0x18	FDRX	FDC Receive Register
0x20 + 0x8* n	FDTXn	FDC Transmit Register n $(0 \le n \le 15)$

## 9.10.6.1 FDC Access Control and Status (FDACSR) Register (Offset 0x0)

This is the general CDMM Access Control and Status register which defines the device type and size and controls user and supervisor access to the remaining FDC registers. The Access Control and Status register itself is only accessible in kernel mode. Figure 9.38 has the format of an Access Control and Status register (shown as a 64-bit register), and Table 9.44 describes the register fields.

Figure 9.38 FDC Access Control and Status Register



Table 9.44 FDC Access Control and Status Register Field Descriptions

Fields			Read /	Reset
Name	Bits	Description	Write	State
DevType	31:24	This field specifies the type of device.	R	0xfd
DevSize	21:16	This field specifies the number of extra 64-byte blocks allocated to this device. The value 0x2 indicates that this device uses 2 extra, or 3 total blocks.	R	0x2
DevRev	15:12	This field specifies the revision number of the device. The value 0x0 indicates that this is the initial version of FDC	R	0x0


Table 9.44 FDC Access Control and Status Register Field Descriptions (Continued)

Fields			Read /	Reset
Name Bits		Description	Write	State
Uw	3	This bit indicates if user-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in user mode with access disabled is ignored.	R/W	0
Ur	2	This bit indicates if user-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in user mode with access disabled will return 0 and not change any state.	R/W	0
Sw	1	This bit indicates if supervisor-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in supervisor mode with access disabled is ignored.	R/W	0
Sr	0	This bit indicates if supervisor-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in supervisor mode with access disabled will return 0 and not change any state.	R/W	0
0	11:4	Reserved for future use. Ignored on write; returns zero on read.	R	0

## 9.10.6.2 FDC Configuration (FDCFG) Register (Offset 0x8)

The FDC configuration register holds information about the current configuration of the Fast Debug Channel mechanism. Figure 9.39 has the format of the FDC Configuration register, and Table 9.45 describes the register fields.

Figure 9.39 FDC Configuration Register



## **Table 9.45 FDC Configuration Register Field Descriptions**

Fie	lds		Read /	Reset
Name	Bits	Description		State
0	31:20	Reserved for future use. Read as zeros, must be written as zeros.	R	0

**Table 9.45 FDC Configuration Register Field Descriptions (Continued)** 

Fields				Read /	Reset
Name	Bits		Description	Write	State
TxIntThresh	19:18	state of the TxF	er transmit interrupts are enabled and the IFO needed to generate an interrupt.	R/W	0
		Encoding	Meaning		
		0	Transmit Interrupt Disabled		
		1	Empty		
		2	Not Full		
		3	Almost Empty - zero or one entry in use (see 9.10.2 for specifics)		
RxIntThresh	17:16		Controls whether receive interrupts are enabled and the state of the RxFIFO needed to generate an interrupt.		0
		Encoding	Meaning		
		0	Receive Interrupt Disabled		
		1	Full		
		2	Not empty		
		3	Almost Full - zero or one entry free		
TxFIFOSize	15:8	This field holds FIFO.	the total number of entries in the transmit	R	Preset
RxFIFOSize	7:0	This field holds FIFO.	the total number of entries in the receive	R	Preset

## 9.10.6.3 FDC Status (FDSTAT) Register (Offset 0x10)

The FDC Status register holds up to date state information for the FDC mechanism. Figure 9.40 shows the format of the FDC Status register, and Table 9.46 describes the register fields.

Figure 9.40 FDC Status Register

31	24	23 16	15	8	7 4	3	2	1	0	
	Tx_Count	Rx_Count		0	RxChan	RxE	RxF	TxE	TxF	ı

**Table 9.46 FDC Status Register Field Descriptions** 

Fie	lds		Read /	Reset
Name	Bits	Description	Write	State
Tx_Count	31:24	This optional field is not implemented and will read as 0		0
Rx_Count	23:16	This optional field is not implemented and will read as 0	R	0
0	15:8	Reserved for future use. Must be written as zeros and read as zeros.	R	0
RxChan	7:4	This field indicates the channel number used by the top item in the receive FIFO. This field is only valid if RxE=0.	R	Undefined

**Table 9.46 FDC Status Register Field Descriptions (Continued)** 

Fields			Read /	Reset
Name	Bits	Description	Write	State
RxE	3	If RxE is set, the receive FIFO is empty. If RxE is not set, the FIFO is not empty.	R	1
RxF	2	If RxF is set, the receive FIFO is full. If RxF is not set, the FIFO is not full.	R	0
TxE	1	If TxE is set, the transmit FIFO is empty. If TxE is not set, the FIFO is not empty.	R	1
TxF	0	If TxF is set, the transmit FIFO is full. If TxF is not set, the FIFO is not full.	R	0

## 9.10.6.4 FDC Receive (FDRX) Register (Offset 0x18)

This register exposes the top entry in the receive FIFO. A read from this register returns the top item in the FIFO and removes it from the FIFO itself. The result of a write to this register is **UNDEFINED**. The result of a read when the FIFO is empty is also **UNDEFINED** so software must check the *RxE* flag in *FDSTAT* prior to reading. Figure 9.41 shows the format of the *FDC Receive* register, and Table 9.47 describes the register fields.

Figure 9.41 FDC Receive Register




**Table 9.47 FDC Receive Register Field Descriptions** 

Fie	lds		Read /	Reset
Name	Bits	Description		State
RxData	31:0	This register holds the top entry in the receive FIFO	R	Undefined

### 9.10.6.5 FDC Transmit n (FDTXn) Registers (Offset 0x20 + 0x8\*n)

These sixteen registers access the bottom entry in the transmit FIFO. The different addresses are used to generate a 4b channel identifier that is attached to the data value. This allows software to track different event types without needing to reserve a portion of the 32b data as a tag. A write to one of these registers results in a write to the transmit FIFO of the data value and channel ID corresponding to the register being written. Reads from these registers are **UNDE-FINED**. Attempting to write to the transmit FIFO if it is full has **UNDEFINED** results. Hence, the software running on the core must check the *TxF* flag in *FDSTAT* to ensure that there is space for the write. Figure 9.42 shows the format of the FDC Transmit register, and Table 9.48 describes the register fields.

Figure 9.42 FDC Transmit Register



**Table 9.48 FDC Transmit Register Field Descriptions** 

Fields			Read /	Reset
Name	Bits	Description	Write	State
TxData	31:0	This register holds the bottom entry in the transmit FIFO	W, Unde- fined value on read	Undefined

Table 9.49 FDTXn Address Decode


Address	Channel	Address	Channel	Address	Channel	Address	Channel
0x20	0x0	0x40	0x4	0x60	0x8	0x80	0xc
0x28	0x1	0x48	0x5	0x68	0x9	0x88	0xd
0x30	0x2	0x50	0x6	0x70	0xa	0x90	0xe
0x38	0x3	0x58	0x7	0x78	0xb	0x98	0xf

# 9.11 cJTAG Interface

The cJTAG external IP block, provided as part of the M14Kc processor core, converts a 4-wire EJTAG (IEEE 1149.1) interface to a 2-wire cJTAG (IEEE1149.7) interface. A high-level view of cJTAG is shown in Figure 9.43. Operation of the conversion adapter is transparent to software.

Refer to the cJTAG Adapter User's Manual [13] for more details.

Figure 9.43 cJTAG Interface



# **Instruction Set Overview**

This chapter provides a general overview on the three CPU instruction set formats of the MIPS architecture: Immediate, Jump, and Register. Refer to Chapter 11, "M14Kc<sup>TM</sup> Processor Core Instructions" on page 288 for a complete listing and description of instructions.


This chapter discusses the following topics

- Section 10.1 "CPU Instruction Formats"
- Section 10.2 "Load and Store Instructions"
- Section 10.3 "Computational Instructions"
- Section 10.4 "Jump and Branch Instructions"
- Section 10.5 "Control Instructions"
- Section 10.6 "Coprocessor Instructions"
- Section 10.7 "Enhancements to the MIPS Architecture"
- Section 10.8 "MCU ASE Instructions"

## 10.1 CPU Instruction Formats

Each CPU instruction consists of a single 32-bit word, aligned on a word boundary. There are three instruction formats: immediate (I-type), jump (J-type), and register (R-type) (shown in Figure 10.1). The use of a small number of instruction formats simplifies instruction decoding, allowing the compiler to synthesize more complicated (and less frequently used) operations and addressing modes from these three formats as needed.

Figure 10.1 Instruction Formats



op 6-bit operation code

rs 5-bit source register specifier

rt 5-bit target (source/destination) register or branch

condition

immediate 16-bit immediate value, branch displacement or

address displacement

target 26-bit jump target address

rd 5-bit destination register specifier

sa 5-bit shift amount funct 6-bit function field

## 10.2 Load and Store Instructions

Load and store instructions are immediate (I-type) instructions that move data between memory and the general registers. The only addressing mode that load and store instructions directly support is *base register plus 16-bit signed immediate offset*.

## 10.2.1 Scheduling a Load Delay Slot

A load instruction that does not allow its result to be used by the instruction immediately following is called a *delayed* load instruction. The instruction slot immediately following this delayed load instruction is referred to as the *load* delay slot.

In the M14Kc core, the instruction immediately following a load instruction can use the contents of the loaded register; however in such cases hardware interlocks insert additional real cycles. Although not required, the scheduling of load delay slots can be desirable, both for performance and R-Series processor compatibility.

## 10.2.2 Defining Access Types

Access type indicates the size of a core data item to be loaded or stored, set by the load or store instruction opcode.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed word as shown in Table 10.1. Only the combinations shown in Table 10.1 are permissible; other combinations cause address error exceptions.

Table 10.1 Byte Access Within a Word

						В	ytes A	ccess	ed		
	Low Order Address Bits			(31-	Big Endian (310)			Little Endian (310)			
Access Type	2 1 0			Byte			Byte				
Word	0	0	0	0	1	2	3	3	2	1	0
Triplebyte	0	0	0	0	1	2			2	1	0
	0	0	1		1	2	3	3	2	1	
Halfword	0	0	0	0	1					1	0
	0	1	0			2	3	3	2		
Byte	0	0	0	0							0
	0	0	1		1					1	
	0	1	0			2			2		
	0	1	1				3	3			

# 10.3 Computational Instructions

Computational instructions can be either in register (R-type) format, in which both operands are registers, or in immediate (I-type) format, in which one operand is a 16-bit immediate.

Computational instructions perform the following operations on register values:

- Arithmetic
- Logical
- Shift
- Multiply
- Divide

These operations fit in the following four categories of computational instructions:

- ALU Immediate instructions
- Three-operand Register-type Instructions
- Shift Instructions

• Multiply And Divide Instructions

# 10.3.1 Cycle Timing for Multiply and Divide Instructions

Any multiply instruction in the integer pipeline is transferred to the multiplier as remaining instructions continue through the pipeline; the product of the multiply instruction is saved in the HI and LO registers. If the multiply instruction is followed by an MFHI or MFLO before the product is available, the pipeline interlocks until this product does become available. Refer to Chapter 2, "Pipeline of the M14KcTM Core" on page 28 for more information on instruction latency and repeat rates.

# 10.4 Jump and Branch Instructions

Jump and branch instructions change the control flow of a program. All jump and branch instructions occur with a delay of one instruction: that is, the instruction immediately following the jump or branch (this is known as the instruction in the *delay slot*) always executes while the target instruction is being fetched from storage.

## 10.4.1 Overview of Jump Instructions

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form an absolute address.

Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or Jump and Link Register instructions. Both are R-type instructions that take the 32-bit byte address contained in one of the general purpose registers.

For more information about jump instructions, refer to the individual instructions in Chapter 11, "M14Kc<sup>TM</sup> Processor Core Instructions" on page 288.

## 10.4.2 Overview of Branch Instructions

All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit *offset* (shifted left 2 bits and sign-extended to 32 bits). All branches occur with a delay of one instruction.

If a conditional branch likely is not taken, the instruction in the delay slot is nullified.

Branches, jumps, ERET, and DERET instructions should not be placed in the delay slot of a branch or jump.

## 10.5 Control Instructions

Control instructions allow the software to initiate traps; they are always R-type.

# 10.6 Coprocessor Instructions

CP0 instructions perform operations on the System Control Coprocessor registers to manipulate the memory management and exception handling facilities of the processor. Refer to Chapter 11, "M14Kc<sup>TM</sup> Processor Core Instructions" on page 288 for a listing of CP0 instructions.

## 10.7 Enhancements to the MIPS Architecture

The core execution unit implements the MIPS32 architecture, which includes the following instructions.

- CLOCount Leading Ones
- CLZCount Leading Zeros
- MADDMultiply and Add Word
- MADDUMultiply and Add Unsigned Word
- MSUBMultiply and Subtract Word
- MSUBUMultiply and Subtract Unsigned Word
- MULMultiply Word to Register
- SSNOPSuperscalar Inhibit NOP

## 10.7.1 CLO - Count Leading Ones

The CLO instruction counts the number of leading ones in a word. The 32-bit word in the GPR *rs* is scanned from most-significant to least-significant bit. The number of leading ones is counted and the result is written to the GPR *rd*. If all 32 bits are set in the GPR *rs*, the result written to the GPR *rd* is 32.

# 10.7.2 CLZ - Count Leading Zeros

The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR *rs* is scanned from most-significant to least-significant bit. The number of leading zeros is counted and the result is written to the GPR *rd*. If all 32 bits are cleared in the GPR *rs*, the result written to the GPR *rd* is 32.

## 10.7.3 MADD - Multiply and Add Word

The MADD instruction multiplies two words and adds the result to the HI/LO register pair. The 32-bit word value in the GPR *rs* is multiplied by the 32-bit value in the GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The product is added to the 64-bit concatenated values in the HI and LO register pair. The resulting value is then written back to the HI and LO registers. No arithmetic exception occurs under any circumstances.

## 10.7.4 MADDU - Multiply and Add Unsigned Word

The MADDU instruction multiplies two unsigned words and adds the result to the HI/LO register pair. The 32-bit word value in the GPR *rs* is multiplied by the 32-bit value in the GPR *rt*, treating both operands as unsigned values, to produce a 64-bit result. The product is added to the 64-bit concatenated values in the HI and LO register pair. The resulting value is then written back to the HI and LO registers. No arithmetic exception occurs under any conditions.

## 10.7.5 MSUB - Multiply and Subtract Word

The MSUB instruction multiplies two words and subtracts the result from the HI/LO register pair. The 32-bit word value in the GPR *rs* is multiplied by the 32-bit value in the GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values in the HI and LO register pair. The

resulting value is then written back to the HI and LO registers. No arithmetic exception occurs under any circumstances.

## 10.7.6 MSUBU - Multiply and Subtract Unsigned Word

The MSUBU instruction multiplies two unsigned words and subtracts the result from the HI/LO register pair. The 32-bit word value in the GPR *rs* is multiplied by the 32-bit value in the GPR *rt*, treating both operands as unsigned values, to produce a 64-bit result. The product is subtracted from the 64-bit concatenated values in the HI and LO register pair. The resulting value is then written back to the HI and LO registers. No arithmetic exception occurs under any circumstances.

## 10.7.7 MUL - Multiply Word

The MUL instruction multiplies two words and writes the result to a GPR. The 32-bit word value in the GPR *rs* is multiplied by the 32-bit value in the GPR *rt*, treating both operands as signed values, to produce a 64-bit result. The least-significant 32-bits of the product are written to the GPR *rd*. The contents of the HI and LO register pair are not defined after the operation. No arithmetic exception occurs under any circumstances.

## 10.7.8 SSNOP- Superscalar Inhibit NOP

The MIPS32 M14Kc processor cores treat this instruction as a regular NOP.

## 10.8 MCU ASE Instructions

The MCU ASE includes some new instructions which are particularly useful in microcontroller applications.

#### 10.8.1 ACLR

This instruction allows a bit within an uncached I/O control register to be atomically cleared; that is, the read-modify byte write sequence performed by this instruction cannot be interrupted.

### 10.8.2 ASET

This instruction allows a bit within an uncached I/O control register to be atomically set; that is, the read-modify byte write sequence performed by this instruction cannot be interrupted.

### 10.8.3 IRET

This instruction can be used as a replacement for the ERET instruction when returning from an interrupt. This instruction implements the Automated Interrupt Epilogue feature, which automates restoring some of the COP0 registers from the stack and updating the C0\_Status register in preparation for returning to non-exception mode. This instruction also implements the optional Interrupt Chaining feature, which allows a subsequent interrupt to be handled without returning to non-exception mode.

# M14Kc™ Processor Core Instructions

This chapter supplements the MIPS32® Architecture Reference Manual, Volume II by describing instruction behavior that is specific to a MIPS32 M14Kc processor core. For complete descriptions of all MIPS32 and mciroMIPS32 instructions, refer to MIPS® Architecture For Programmers, Volume II: The MIPS32® Instruction Set [7] and MIPS® Architecture For Programmers, Volume II: The microMIPS32® Instruction Set [8].

This chapter is divided into the following sections:

- Section 11.1 "Understanding the Instruction Descriptions"
- Section 11.2 "M14KcTM Core Opcode Map"
- Section 11.3 "MIPS32® Instruction Set for the M14Kc™ Core"

The M14Kc processor core also supports the MIPS32 microMIPS architecture. The microMIPS instruction set is described in Chapter 12, "microMIPSTM Instruction Set Architecture" on page 333.

# 11.1 Understanding the Instruction Descriptions

Refer to *Volume II* of the *MIPS32 Architecture Reference Manual* for detailed information about the instruction descriptions, namely, the instruction fields, definition of terms, and functional notation. This section provides basic information

# 11.2 M14Kc™ Core Opcode Map

#### Key

- CAPITALIZED text indicates an opcode mnemonic
- Italicized text refers the reader to indicates to the specified opcode submap for further instruction bit decode.
- Entries containing the α symbol indicate that a reserved instruction fault occurs if the core executes this instruction.
- Entries containing the  $\beta$  symbol indicate that a coprocessor unusable exception occurs if the core executes this instruction

Table 11.1 Encoding of the Opcode Field

op	code	bits 2826							
		0	1	2	3	4	5	6	7
bits	3129	000	001	010	011	100	101	110	111
0	000	Special	RegImm	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	COP0	β	COP2	β	BEQL	BNEL	BLEZL	BGTZL
3	011	α	α	α	α	Special2	θΑΛΞ	α	Σπεχιαλ3
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	α
5	101	SB	SH	SWL	SW	α	α	SWR	CACHE
6	110	LL	β	LWC2	PREF	α	β	α	α
7	111	SC	β	SWC2	α	α	β	α	α

**Table 11.2 Special Opcode Encoding of Function Field** 

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	SLL	β	SRL/	SRA	SLLV	α	SRLV/	SRAV
				ROTR				ROTRV	
1	001	JR	JALR	MOVZ	MOVN	SYSCALL	BREAK	α	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	α	α	α	α
3	011	MULT	MULTU	DIV	DIVU	α	α	α	α
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	α	α	SLT	SLTU	α	α	α	α
6	110	TGE	TGEU	TLT	TLTU	TEQ	α	TNE	α
7	111	α	α	α	α	α	α	α	α

Table 11.3 Special2 Opcode Encoding of Function Field

fur	ction	bits 20								
		0	1	2	3	4	5	6	7	
bit	s 53	000	001	010	011	100	101	110	111	
0	000	MADD	MADDU	MUL	α	MSUB	MSUBU	α	α	
1	001	α	α	α	α	α	α	α	α	
2	010		$UDI^1$ or $\alpha$							
3	011									
4	100	CLZ	CLO	α	α	α	α	α	α	
5	101	α	α	α	α	α	α	α	α	
6	110	α	α	α	α	α	α	α	α	
7	111	α	α	α	α	α	α	α	SDBBP	

<sup>1.</sup> CorExtend instructions are a build-time option of the M14Kc Pro core, if not implemented this instructions space will cause a reserved instruction exception. If assembler support exists, the mnemonics for CorExtend instructions are most likely UDI0, UDI1, .., UDI15.

Table 11.4 Special3 Opcode Encoding of Function Field

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	EXT	α	α	α	INS	α	α	α
1	001	α	α	α	α	α	α	α	α
2	010	α	α	α	α	α	α	α	α
3	011	α	α	α	α	α	α	α	α
4	100	BSHFL	α	α	α	α	α	α	α
5	101	α	α	α	α	α	α	α	α
6	110	α	α	α	α	α	α	α	α
7	111	α	α	α	ΡΔΗΩΡ	α	α	α	α

Table 11.5 RegImm Encoding of rt Field

	rt	bits 1816							
		0	1	2	3	4	5	6	7
bits	2019	000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL	BGEZL	α	α	α	α
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	α	TNEI	α
2	10	BLTZAL	BGEZAL	BLTZALL	BGEZALL	α	α	α	α
3	11	α	α	α	α	α	α	α	ΣΨΝΧΙ

Table 11.6 COP2 Encoding of rs Field

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC2	α	CFC2	МФНХ2	MTC2	α	CTC2	MTHX2
1	01	BC2				$BC2^1$			
2	10				C	O			
3	11								

<sup>1.</sup> The core will treat the entire row as a *BC2* instruction. However compiler and assembler support only exists for the first one. Some compiler and assembler products may allow the user to add new instructions.

Table 11.7 COP2 Encoding of rt Field When rs=BC2

rt	bits 16	
bits 17	0	1
0	BC2F	BC2T
1	BC2FL	BC2TL

Table 11.8 COP0 Encoding of rs Field

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC0	α	α	α	MTC0	α	α	α
1	01	α	α	РДПГПР	МФМХ0	α	α	ΩΡΠΓΠΡ	α
2	10				С	0			
3	11								

Table 11.9 COP0 Encoding of Function Field When rs=CO

fur	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	α	TLBR	TLBWI	α	α	α	TLBWR	α
1	001	TLBP	α	α	α	α	α	α	α
2	010	α	α	α	α	α	α	α	α
3	011	ERET	IAXK	α	α	α	α	α	DERET
4	100	WAIT	α	α	α	α	α	α	α
5	101	α	α	α	α	α	α	α	α
6	110	α	α	α	α	α	α	α	α
7	111	α	α	α	α	α	α	α	α

# 11.3 MIPS32® Instruction Set for the M14Kc™ Core

This section provides a summary of the MIPS32 instructions for the M14Kc cores (microMIPS32 instructions are described in Chapter 12, "microMIPSTM Instruction Set Architecture" on page 333).

Table 11.10 lists the instructions in alphabetical order. Instructions that have implementation-dependent behavior are described in subsequent sections; all other MIPS32 instructions are described in detail in the MIPS® Architecture For Programmers, Volume II: The MIPS32® Instruction Set [7] and are not duplicated here.

**Table 11.10 Instruction Set** 

Instruction	Description	Function
ADD	Integer Add	Rd = Rs + Rt
ADDI	Integer Add Immediate	Rt = Rs + Immed
ADDIU	Unsigned Integer Add Immediate	$Rt = Rs +_{U} Immed$
ADDU	Unsigned Integer Add	$Rd = Rs +_{U} Rt$
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	$Rt = Rs \& (0_{16}    Immed)$
ACLR	Atomic Bit Clear	See MCU ASE Instructions
ASET	Atomic Bit Set	See MCU ASE Instructions
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset

**Table 11.10 Instruction Set (Continued)** 

Instruction	Description	Function
BAL	Branch and Link (Assembler idiom for: BGEZAL r0, offset)	GPR[31] = PC + 8 PC += (int)offset
BC2F	Branch On COP2 Condition False	if COP2Condition(cc) == 0 PC += (int)offset
BC2FL	Branch On COP2 Condition False Likely	if COP2Condition(cc) == 0 PC += (int)offset else Ignore Next Instruction
BC2T	Branch On COP2 Condition True	if COP2Condition(cc) == 1 PC += (int)offset
BC2TL	Branch On COP2 Condition True Likely	if COP2Condition(cc) == 1 PC += (int)offset else Ignore Next Instruction
BEQ	Branch On Equal	if Rs == Rt PC += (int)offset
BEQL	Branch On Equal Likely	if Rs == Rt PC += (int)offset else Ignore Next Instruction
BGEZ	Branch on Greater Than or Equal To Zero	if !Rs[31] PC += (int)offset
BGEZAL	Branch on Greater Than or Equal To Zero And Link	GPR[31] = PC + 8 if !Rs[31] PC += (int)offset
BGEZALL	Branch on Greater Than or Equal To Zero And Link Likely	GPR[31] = PC + 8 if !Rs[31] PC += (int)offset else Ignore Next Instruction
BGEZL	Branch on Greater Than or Equal To Zero Likely	if !Rs[31] PC += (int)offset else Ignore Next Instruction
BGTZ	Branch on Greater Than Zero	if !Rs[31] && Rs != 0 PC += (int)offset
BGTZL	Branch on Greater Than Zero Likely	if !Rs[31] && Rs != 0 PC += (int)offset else Ignore Next Instruction
BLEZ	Branch on Less Than or Equal to Zero	if Rs[31]    Rs == 0 PC += (int)offset
BLEZL	Branch on Less Than or Equal to Zero Likely	if Rs[31]    Rs == 0 PC += (int)offset else Ignore Next Instruction

**Table 11.10 Instruction Set (Continued)** 

Instruction	Description	Function
BLTZ	Branch on Less Than Zero	if Rs[31] PC += (int)offset
BLTZAL	Branch on Less Than Zero And Link	GPR[31] = PC + 8 if Rs[31] PC += (int)offset
BLTZALL	Branch on Less Than Zero And Link Likely	GPR[31] = PC + 8 if Rs[31] PC += (int)offset else Ignore Next Instruction
BLTZL	Branch on Less Than Zero Likely	if Rs[31] PC += (int)offset else Ignore Next Instruction
BNE	Branch on Not Equal	if Rs != Rt PC += (int)offset
BNEL	Branch on Not Equal Likely	if Rs != Rt PC += (int)offset else Ignore Next Instruction
BREAK	Breakpoint	Break Exception
CACHE	Cache Operation	See Cache Description
CFC2	Move Control Word From Coprocessor 2	Rt = CCR[2, n]
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)
COP0	Coprocessor 0 Operation	See Coprocessor Description
COP2	Coprocessor 2 Operation	See Coprocessor 2 Description
CTC2	Move Control Word To Coprocessor 2	CCR[2, n] = Rt
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode
DI	Disable Interrupts	Rt=Status Status <sub>IE</sub> =0
DIV	Divide	LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt
DIVU	Unsigned Divide	LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt
ЕНВ	Execution Hazard Barrier	Stall until execution hazards are cleared
EI	Enable Interrupts	Rt=Status Status <sub>IE</sub> =1

**Table 11.10 Instruction Set (Continued)** 

Instruction	Description	Function
ERET	Return from Exception	if SR[2] PC = ErrorEPC else PC = EPC SR[1] = 0 SR[2] = 0 LL = 0
EXT	Extract Bit Field	Rt=ExtractField(Rs,msbd,lsb)
INS	Insert Bit Field	Rt=InsertField(Rt,Rs,msb,lsb)
IRET	Return from Exception	See MCU ASE Instructions
J	Unconditional Jump	PC = PC[31:28]    offset<<2
JAL	Jump and Link	GPR[31] = PC + 8 PC = PC[31:28]    offset<<2
JALR	Jump and Link Register	Rd = PC + 8 $PC = Rs$
JALR.HB	Jump and Link Register with Hazard Barrier	Rd = PC + 8 PC = Rs Stall until all execution and instruction hazards are cleared
JR	Jump Register	PC = Rs
JR.HB	Jump Register with Hazard Barrier	PC = Rs Stall until all execution and instruc- tion hazards are cleared
LB	Load Byte	Rt = (byte)Mem[Rs+offset]
LBU	Unsigned Load Byte	Rt = (ubyte))Mem[Rs+offset]
LH	Load Halfword	Rt = (half)Mem[Rs+offset]
LHU	Unsigned Load Halfword	Rt = (uhalf)Mem[Rs+offset]
LL	Load Linked Word	Rt = Mem[Rs+offset] LL = 1 LLAdr = Rs + offset
LUI	Load Upper Immediate	Rt = immediate << 16
LW	Load Word	Rt = Mem[Rs+offset]
LWC2	Load Word To Coprocessor 2	CPR[2, n, 0] = Mem[Rs+offset]
LWL	Load Word Left	See LWL instruction.
LWR	Load Word Right	See LWR instruction.
MADD	Multiply-Add	HI, LO += (int)Rs * (int)Rt
MFC0	Move From Coprocessor 0	Rt = CPR[0, n, sel]
MFC2	Move From Coprocessor 2	$Rt = CPR[2, n, sel_{310}]$
MFHC2	Move From High Word Coprocessor2	Rt= CPR[2,n,sel] <sub>6332</sub>
MFHI	Move From HI	Rd = HI
MFLO	Move From LO	Rd = LO

**Table 11.10 Instruction Set (Continued)** 


Instruction	Description	Function
MOVN	Move Conditional on Not Zero	if $GPR[rt] \neq 0$ then GPR[rd] = GPR[rs]
MOVZ	Move Conditional on Zero	if GPR[rt] = 0 then GPR[rd] = GPR[rs]
MSUB	Multiply-Subtract	HI, LO -= (int)Rs * (int)Rt
MSUBU	Multiply-Subtract Unsigned	HI, LO -= (uns)Rs * (uns)Rt
MTC0	Move To Coprocessor 0	CPR[0, n, sel] = Rt
MTC2	Move To Coprocessor 2	$CPR[2, n, sel]_{310} = Rt$
MTHC2	Move To High Word Coprocessor 2	$CPR[2, n, sel]_{6332} = Rt$
MTHI	Move To HI	HI = Rs
MTLO	Move To LO	LO = Rs
MUL	Multiply with register write	HI   LO =Unpredictable Rd = LO
MULT	Integer Multiply	HI   LO = (int)Rs * (int)Rd
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)	
NOR	Logical NOR	$Rd = \sim (Rs \mid Rt)$
OR	Logical OR	Rd = Rs   Rt
ORI	Logical OR Immediate	Rt = Rs   Immed
PREF	Prefetch	Load Specified Line into Cache
RDHWR	Read HardWare Register	Rt=HWR[Rd]
RDPGPR	Read GPR from Previous Shadow Set	Rd=SGPR[SRSCtl <sub>PSS</sub> , Rt]
ROTR	Rotate Word Right	$Rd = Rt_{sa-10} \parallel Rt_{31sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-10} \parallel Rt_{31Rs}$
SB	Store Byte	(byte)Mem[Rs+offset] = Rt
SC	Store Conditional Word	if LL =1 mem[Rxoffs] = Rt Rt = LL
SDBBP	Software Debug Breakpoint	Trap to SW Debug Handler
SEB	Sign Extend Byte	Rd=SignExtend(Rt <sub>70</sub> )
SEH	Sign Extend Half	Rd=SignExtend(Rt <sub>150</sub> )
SH	Store Halfword	(half)Mem[Rs+offset] = Rt
SLL	Shift Left Logical	$Rd = Rt \ll sa$
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0]
SLT	Set on Less Than	if (int)Rs < (int)Rt Rd = 1 else Rd = 0

**Table 11.10 Instruction Set (Continued)** 

Instruction	Description	Function
SLTI	Set on Less Than Immediate	if (int)Rs < (int)Immed Rt = 1 else Rt = 0
SLTIU	Set on Less Than Immediate Unsigned	$ if (uns)Rs < (uns)Immed \\ Rt = 1 \\ else \\ Rt = 0 $
SLTU	Set on Less Than Unsigned	if (uns)Rs < (uns)Immed Rd = 1 else Rd = 0
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0]
SRL	Shift Right Logical	Rd = (uns)Rt >> sa
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0]
SSNOP	Superscalar Inhibit No Operation	Nop
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd
SW	Store Word	Mem[Rs+offset] = Rt
SWC2	Store Word From Coprocessor 2	Mem[Rs+offset] = CPR[2, n, 0]
SWL	Store Word Left	See SWL instruction description.
SWR	Store Word Right	See SWR instruction description.
SYNC	Synchronize	See SYNC instruction below.
SYNCI	Synchronize Caches to Make Instruction Writes Effective	Force D\$ writeback and I\$ invalidate on specified address
SYSCALL	System Call	SystemCallException
TEQ	Trap if Equal	if Rs == Rt TrapException
TEQI	Trap if Equal Immediate	if Rs == (int)Immed TrapException
TGE	Trap if Greater Than or Equal	if (int)Rs >= (int)Rt TrapException
TGEI	Trap if Greater Than or Equal Immediate	if (int)Rs >= (int)Immed TrapException
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	if (uns)Rs >= (uns)Immed TrapException
TGEU	Trap if Greater Than or Equal Unsigned	if (uns)Rs >= (uns)Rt TrapException
TLBP	Probe TLB for Matching Entry	See TLBP instruction below.
TLBR	Read Index for TLB Entry	See TLBR instruction below.
TLBWI	Write Indexed TLB Entry	See TLBWI instruction below.

**Table 11.10 Instruction Set (Continued)** 

Instruction	Description	Function
TLBWR	Write Random TLB Entry	See TLBWR instruction below.
TLT	Trap if Less Than	if (int)Rs < (int)Rt TrapException
TLTI	Trap if Less Than Immediate	if (int)Rs < (int)Immed TrapException
TLTIU	Trap if Less Than Immediate Unsigned	if (uns)Rs < (uns)Immed TrapException
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
TNEI	Trap if Not Equal Immediate	if Rs != (int)Immed TrapException
WAIT	Wait for Interrupts	Stall until interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	SGPR[SRSCtl <sub>PSS</sub> ,Rd]=Rt
WSBH	Word Swap Bytes within Halfwords	Rd=SwapBytesWithinHalfs(Rt)
XOR	Exclusive OR	$Rd = Rs \wedge Rt$
XORI	Exclusive OR Immediate	Rt = Rs ^ (uns)Immed



Format: ACLR bit, offset(base) MIPS32 and MCU ASE

**Purpose:** Atomically Clear Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp and \sim(1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the 8-bit byte at the memory location specified by the effective address are fetched. The specified bit within the byte is cleared to zero. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ACLR instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**

```
\begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) + {\rm GPR[base]} \\ ({\rm pAddr}, {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, {\rm DATA}, {\rm STORE}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}} \ | \ ({\rm pAddr}_{1...0} \ {\rm xor} \ {\rm ReverseEndian^2}) \\ {\rm TempIE} \leftarrow {\rm Status}_{\rm IE} \\ {\rm Status}_{\rm IE} \leftarrow 0 \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA}, {\rm BYTE}, {\rm pAddr}, {\rm vAddr}, {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0} \ {\rm xor} \ {\rm BigEndianCPU}^2 \\ {\rm temp} \leftarrow {\rm memword}_{7+8*{\rm byte}...8*{\rm byte}} \\ {\rm temp} \leftarrow {\rm temp} \ {\rm and} \ ((\ 1\ |\ 0^{\rm bit}) \ {\rm xor} \ 0{\rm xFF})) \\ {\rm dataword} \leftarrow {\rm temp} \ |\ 0^{8*{\rm byte}} \\ {\rm StoreMemory} \ ({\rm CCA}, {\rm BYTE}, {\rm dataword}, {\rm pAddr}, {\rm vAddr}, {\rm DATA}) \\ {\rm Status}_{\rm IE} \leftarrow {\rm TempIE} \\ \end{array}
```

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

#### **Programming Notes:**

31	26	25 24	23 21	20	16 15 12	. 11	0
POOL32B 001000		A0 0	bit	base	ACLR 1011	offset	
6		2	3	5	4	12	

Format: ACLR bit, offset(base) microMIPS and MCU ASE

Purpose: Atomically Clear Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp and \sim(1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the byte at the memory location specified by the effective address are fetched. The specified bit within the byte is cleared to zero. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ACLR instruction is executed in the delay slot of a branch or jump instruction.


#### **Operation:**

```
\begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) + {\rm GPR[base]} \\ ({\rm pAddr}, {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, {\rm DATA}, {\rm STORE}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}} \ | \ ({\rm pAddr}_{1...0} \ {\rm xor} \ {\rm ReverseEndian^2}) \\ {\rm TempIE} \leftarrow {\rm Status}_{\rm IE} \\ {\rm Status}_{\rm IE} \leftarrow 0 \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA}, {\rm BYTE}, {\rm pAddr}, {\rm vAddr}, {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0} \ {\rm xor} \ {\rm BigEndianCPU}^2 \\ {\rm temp} \leftarrow {\rm memword}_{7+8*{\rm byte}...8*{\rm byte}} \\ {\rm temp} \leftarrow {\rm temp} \ {\rm and} \ ((\ 1\ |\ 0^{\rm bit}) \ {\rm xor} \ 0{\rm xFF})) \\ {\rm dataword} \leftarrow {\rm temp} \ |\ 0^{8*{\rm byte}} \\ {\rm StoreMemory} \ ({\rm CCA}, {\rm BYTE}, {\rm dataword}, {\rm pAddr}, {\rm vAddr}, {\rm DATA}) \\ {\rm Status}_{\rm IE} \leftarrow {\rm TempIE} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

#### **Programming Notes:**



Format: ASET bit, offset(base) MIPS32 and MCU ASE

Purpose: Atomically Set Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp or (1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the 8-bit byte at the memory location specified by the effective address are fetched. The specified bit within the byte is set to one. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ASET instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**

### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

#### **Programming Notes:**

## **Atomically Set Bit within Byte**

31		26	25	24	23	21	20		16	15	12	11	C	)
	POOL32B 001000		A(	0	bi	t		base		ASET 0011			offset	
	6		2		3			5		4		•	12	_

Format: ASET bit, offset(base) microMIPS AND MCU ASE

Purpose: Atomically Set Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp or (1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the byte at the memory location specified by the effective address are fetched. The specified bit within the byte is set to one. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

#### **Restrictions:**


The operation of the processor is **UNDEFINED** if an ASET instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

#### **Programming Notes:**



Format: IRET MIPS32 and MCU ASE

Purpose: Interrupt Return with Automated Interrupt Epilogue

Optionally jump directly to another interrupt vector without returning to original return address.

## **Description:**

IRET is used to automate some of the operations that are required when returning from an interrupt handler. It can be used in place of the ERET instruction at the end of interrupt handlers. The IRET instruction is only appropriate when using Shadow Register Sets and EIC Interrupt mode. The automated operations of this instruction can be used to reverse the effects of the automated operations of the Auto-Prologue feature.

If the EIC mode of interrupts and the Interrupt Chaining feature are used, the IRET instruction can be used to shorten the time between returning from the current interrupt handler and handling the next requested interrupt.

If Automated Prologue feature is disabled, then IRET behaves exactly as ERET.

If either Status<sub>ERL</sub> or Status<sub>BEV</sub> bits are set, then IRET behaves exactly as ERET.

If Interrupt Chaining is disabled:

• Interrupts are disabled. COP0 Status, SRSCtl, and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns to the interrupted instruction pointed by the EPC register at the completion of interrupt processing.

If Interrupt Chaining is enabled:

- Interrupts are disabled. COP0 *Status* register is restored from the stack. The priority output of the External Interrupt Controller is compared with the *IPL* field of the *Status* register.
- If Status<sub>IPL</sub> has a higher priority than that of the External Interrupt Controller value:
  - COP0 SRSCtl and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns to the interrupted instruction pointed by the EPC register at the completion of interrupt processing.
- If Status<sub>[P]</sub> field has a lower priority than that of the External Interrupt Controller value:

The value of GPR 29 is first saved to a temporary register then GPR 29 is incremented for the stack frame size. The EIC is signalled that the next pending interrupt has been accepted. This signalling will update the Cause<sub>RIPL</sub> and SRSCtl<sub>EICSS</sub> fields from the EIC output values. The SRSCtl<sub>EICSS</sub> field is copied to the SRSCtl<sub>CSS</sub> field while the Cause<sub>RIPL</sub> field is copied to the Status<sub>IPL</sub> field. The saved temporary register is copied to the GPR 29 of the current SRS. The KSU, ERL and EXL fields of the Status register are optionally set to zero. No barrier for execution hazards nor instruction hazards is created. IRET finishes by jumping to the interrupt vector driven by the EIC.

IRET does not execute the next instruction (i.e., it has no delay slot).

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an IRET is executed in the delay slot of a branch or jump instruction.

The operation of the processor is **UNDEFINED** if an IRET is executed when either Shadow Register Sets are not enabled or when EIC interrupt mode is not enabled.

An IRET placed between an LL and SC instruction will always cause the SC to fail.

The effective addresses used for the stack memory transactions must be naturally-aligned. If either of the two least-significant bits of the address is non-zero, an Address Error exception occurs.

IRET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the IRET returns.

In a Release 2 implementation, IRET does not restore  $SRSCtl_{CSS}$  from  $SRSCtl_{PSS}$  if  $Status_{BEV} = 1$ , or if  $Status_{ERL} = 1$  because any exception that sets  $Status_{ERL}$  to 1 (Reset, Soft Reset, NMI, or cache error) does not save  $SRSCtl_{CSS}$  in  $SRSCtl_{PSS}$ . If software sets  $Status_{ERL}$  to 1, it must be aware of the operation of an IRET that may be subsequently executed.

The stack memory transactions behave as individual LW operations with respect to exception reporting. BadVAddr would report the faulting address for unaligned access and the faulting word address for unprivileged access, TLB Refill and TLB Invalid exceptions. For TLB exceptions, the faulting word address would be reflected in the *Context*, and *EntryHi* registers. The *CacheError* register would reflect the faulting word address for Cache Errors.


#### **Operation:**

```
if (( IntCtl_{APE} == 0) | (Status_{ERL} == 1) | (Status_{BEV} == 1))
    Act as ERET // read Operation section of ERET description
else
    if (ISAMode)
        \text{EPC} \leftarrow \text{PC}_{31..1} \mid\mid 1 // in case of memory exception
    else
        EPC \leftarrow PC // in case of memory exception
    endif
    temp \leftarrow 0x4 + GPR[29]
    tempStatus ← LoadStackWord(temp)
    ClearHazards()
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
    (tempStatus_{IPL} > EIC_{RIPL)))
         temp \leftarrow 0x8 + GPR[29]
         tempSRSCtl ← LoadStackWord(temp)
         temp \leftarrow 0x0 + GPR[29]
         tempEPC ← LoadStackWord(temp)
    endif
    Status \leftarrow tempStatus
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
         (tempStatus_{IPL} > EIC_{RIPL)))
        GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl_{StkDec})
        \texttt{SRSCtl} \leftarrow \texttt{tempSRSCtl}
        \texttt{EPC} \leftarrow \texttt{tempEPC}
        \texttt{temp} \leftarrow \texttt{EPC}
        Status_{EXL} \leftarrow 0
        if (ArchitectureRevision \geq 2) and (SRSCtl_{\rm HSS} > 0)
        and (Status_{BEV} = 0) then
             SRSCtl_{CSS} \leftarrow SRSCtl_{PSS}
```

```
if IsMicroMIPSImplemented() then
               PC \leftarrow temp_{31..1} \mid\mid 0
               ISAMode \leftarrow temp<sub>0</sub>
          else
               PC \leftarrow temp
          endif
          LLbit \leftarrow 0
          Cause_{TC} \leftarrow 0
          ClearHazards()
     else
          Signal_EIC_for_Next_Interrupt()
          (wait for EIC outputs to update)
          \texttt{Cause}_{\texttt{RIPL}} \leftarrow \texttt{EIC}_{\texttt{RIPL}}
          SRSCtl_{EICSS} \leftarrow EIC_{SS}
          temp29 \leftarrow GPR[29]
          GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl_{StkDec})
          \texttt{Status}_{\texttt{IPL}} \leftarrow \texttt{Cause}_{\texttt{RIPL}}
          \texttt{SRSCtl}_{\texttt{CSS}} \leftarrow \texttt{SRSCtl}_{\texttt{EICSS}}
          \texttt{NewShadowSet} \leftarrow \texttt{SRSCtl}_{\texttt{EICSS}}
          GPR[29] \leftarrow temp29
          if (IntCtl<sub>ClrEXL</sub> == 1)
               Status_{EXL} \leftarrow 0
               Status_{KSU} \leftarrow 0
          endif
          \texttt{Cause}_{\texttt{IC}} \leftarrow \texttt{1}
          ClearHazards()
          PC ← CalcIntrptAddress()
     endif
endif
function LoadStackWord(vaddr)
     if vAddr_{1...0} \neq 0^2 then
          SignalException(AddressError)
     endif
     (pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
    memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
    \texttt{LoadStackWord} \leftarrow \texttt{memword}
endfunction LoadStackWord
function CalcIntrptAddress()
    if Status_{BEV} = 1
          vectorBase \leftarrow 0xBFC0.0200
     else
          if ( ArchitectureRevision ≥ 2)
               \texttt{vectorBase} \leftarrow \texttt{EBase}_{31..12} \parallel \texttt{0}^{11} \texttt{)}
          else
               vectorBase \leftarrow 0x8000.0000
          endif
     endif
     if (Cause_{IV} = 0)
          vectorOffset = 0x180
    else
          if (Status_{BEV} = 1) or (IntCtl_{VS} = 0)
               vectorOffset = 0x200
```

#### **Exceptions:**

Coprocessor Unusable Exception, TLB Refill, TLB Invalid, Address Error, Watch, Cache Error, Bus Error Exceptions



Format: IRET microMIPS and MCU ASE

Purpose: Interrupt Return with Automated Interrupt Epilogue

Optionally jump directly to another interrupt vector without returning to original return address.

### **Description:**

IRET automates some of the operations that are required when returning from an interrupt handler and can be used in place of the ERET instruction at the end of interrupt handlers. IRET is only appropriate when using Shadow Register Sets and the EIC Interrupt mode. The automated operations of this instruction can be used to reverse the effects of the automated operations of the Auto-Prologue feature.

If the EIC interrupt mode and the Interrupt Chaining feature are used, the IRET instruction can be used to shorten the time between returning from the current interrupt handler and handling the next requested interrupt.

If the Automated Prologue feature is disabled, then IRET behaves exactly like ERET.

If either the Status<sub>ERL</sub> or Status<sub>BEV</sub> bits are set, then IRET behaves exactly like ERET.

If Interrupt Chaining is disabled:

Interrupts are disabled. COP0 Status, SRSCtl, and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns at the completion of interrupt processing to the interrupted instruction pointed to by the EPC register. If Interrupt Chaining is enabled:

Interrupts are disabled. COP0 Status register is restored from the stack. The priority output of the External Interrupt Controller is compared with the IPL field of the Status register.

If Status<sub>IPL</sub> has a higher priority than the External Interrupt Controller value:

COP0 SRSCtl and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns to the interrupted instruction pointed to by the EPC register at the completion of interrupt processing.

If Status<sub>IPI</sub> has a lower priority than the External Interrupt Controller value:

The value of GPR 29 is first saved to a temporary register and then GPR 29 is incremented for the stack frame size. The EIC is signalled that the next pending interrupt has been accepted. This signalling will update the  $Cause_{RIPL}$  and  $SRSCtl_{EICSS}$  fields from the EIC output values. The  $SRSCtl_{EICSS}$  field is copied to the  $SRSCtl_{EICSS}$  field, while the  $Cause_{RIPL}$  field is copied to the  $Status_{IPL}$  field. The saved temporary register is copied to the GPR 29 of the current SRS. The KSU and EXL fields of the Status register are optionally set to zero. No barrier for execution hazards or instruction hazards is created. IRET finishes by jumping to the interrupt vector driven by the EIC.

IRET does not execute the next instruction (i.e., it has no delay slot).

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if IRET is executed in the delay slot of a branch or jump instruction.

The operation of the processor is **UNDEFINED** if IRET is executed when either Shadow Register Sets are not enabled, or the EIC interrupt mode is not enabled.

An IRET placed between an LL and SC instruction will always cause the SC to fail.

The effective addresses used for stack transactions must be naturally-aligned. If either of the two least-significant bits of the address is non-zero, an Address Error exception occurs.

IRET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier begin with the instruction fetch and decode of the instruction at the PC to which the IRET returns.

In a Release 2 implementation, IRET does not restore  $SRSCtl_{CSS}$  from  $SRSCtl_{PSS}$  if  $Status_{BEV} = 1$  or  $Status_{ERL} = 1$ , because any exception that sets  $Status_{ERL}$  to 1 (Reset, Soft Reset, NMI, or cache error) does not save  $SRSCtl_{CSS}$  in  $SRSCtl_{PSS}$ . If software sets  $Status_{ERL}$  to 1, it must be aware of the operation of an IRET that may be subsequently executed.

The stack transactions behave as individual LW operations with respect to exception reporting. BadVAddr would report the faulting address for an unaligned access, and the faulting word address for unprivileged access, TLB Refill, and TLB Invalid exceptions. For TLB exceptions, the faulting word address would be reflected in the *Context* and *EntryHi* registers. The *CacheError* register would reflect the faulting word address for Cache Errors.

### **Operation:**

```
if (( IntCtl_{APE} == 0) | (Status_{ERL} == 1) | (Status_{BEV}== 1))
    Act as ERET // read Operation section of ERET description
else
    if (ISAMode)
        \text{EPC} \leftarrow \text{PC}_{31..1} \mid\mid 1 // in case of memory exception
    else
        EPC \leftarrow PC // in case of memory exception
    endif
    temp \leftarrow 0x4 + GPR[29]
    tempStatus ← LoadStackWord(temp)
    ClearHazards()
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
    (tempStatus_{IPL} > EIC_{RIPL)))
        temp \leftarrow 0x8 + GPR[29]
        tempSRSCtl ← LoadStackWord(temp)
        temp \leftarrow 0x0 + GPR[29]
        tempEPC ← LoadStackWord(temp)
    endif
    Status \leftarrow tempStatus
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
        (tempStatus_{IPL} > EIC_{RIPL)))
        GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl_{StkDec})
        SRSCt1 \leftarrow tempSRSCt1
        EPC ← tempEPC
        \texttt{temp} \leftarrow \texttt{EPC}
        if (ArchitectureRevision \geq 2) and (SRSCtl<sub>HSS</sub> > 0) and (Status<sub>BEV</sub> = 0) then
            SRSCtl_{CSS} \leftarrow SRSCtl_{PSS}
        if IsMicroMIPSImplemented() then
```

```
PC \leftarrow temp_{31..1} \mid\mid 0
               ISAMode \leftarrow temp_0
          else
               PC \leftarrow temp
          endif
          LLbit \leftarrow 0
          Cause_{TC} \leftarrow 0
          ClearHazards()
     else
          Signal_EIC_for_Next_Interrupt()
          (wait for EIC outputs to update)
          \texttt{Cause}_{\texttt{RIPL}} \leftarrow \, \texttt{EIC}_{\texttt{RIPL}}
          \texttt{SRSCtl}_{\texttt{EICSS}} \leftarrow \texttt{EIC}_{\texttt{SS}}
          temp29 \leftarrow GPR[29]
          GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl<sub>StkDec</sub>)
          \texttt{Status}_{\texttt{IPL}} \leftarrow \texttt{Cause}_{\texttt{RIPL}}
          SRSCtl_{CSS} \leftarrow SRSCtl_{ETCSS}
          \texttt{NewShadowSet} \leftarrow \texttt{SRSCtl}_{\texttt{EICSS}}
          GPR[29] \leftarrow temp29
          if (IntCtl<sub>ClrEXL</sub> == 1)
               \texttt{Status}_{\texttt{EXL}} \; \leftarrow \; \mathbf{0}
               \texttt{Status}_{\texttt{KSU}} \; \leftarrow \; \mathbf{0}
          endif
          Cause_{TC} \leftarrow 1
          ClearHazards()
          PC ← CalcIntrptAddress()
     endif
endif
function LoadStackWord(vaddr)
     if vAddr_{1...0} \neq 0^2 then
          SignalException(AddressError)
     (pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, LOAD)
    memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
    \texttt{LoadStackWord} \leftarrow \texttt{memword}
endfunction LoadStackWord
function CalcIntrptAddress()
    if StatusBEV = 1
          vectorBase \leftarrow 0xBFC0.0200
    else
          if ( ArchitectureRevision \geq 2)
               vectorBase \leftarrow EBase_{31..12} \parallel 0^{11})
               vectorBase \leftarrow 0x8000.0000
          endif
     endif
     if (Cause_{IV} = 0)
          vectorOffset = 0x180
     else
          if (Status_{BEV} = 1) or (IntCtl_{VS} = 0)
               vectorOffset = 0x200
          else
               if (Config3_{VEIC} = 1 and EIC\_Option=1)
```

```
\label{eq:vectorNum} & \text{VectorNum} = \text{Cause}_{\text{RIPL}} \\ & \text{elseif } (\text{Config3}_{\text{VEIC}} = 1 \text{ and EIC\_Option=2}) \\ & \text{VectorNum} = \text{EIC\_VectorNum} \\ & \text{elseif } (\text{Config3}_{\text{VEIC}} = 0 \text{ }) \\ & \text{VectorNum} = \text{VIntPriorityEncoder()} \\ & \text{endif} \\ & \text{if } (\text{Config3}_{\text{VEIC}} = 1 \text{ and EIC\_Option=3}) \\ & \text{vectorOffset} = \text{EIC\_VectorOffset} \\ & \text{else} \\ & \text{vectorOffset} = 0\text{x200} + (\text{VectorNum x } (\text{IntCt1}_{\text{VS}} \parallel 0^5)) \\ & \text{endif} \\ & \text{endif} \\ & \text{endif} \\ & \text{CalcIntrptAddress} = \text{vectorBase} \mid \text{vectorOffset} \\ & \text{endfunction CalcIntrptAddress} \\ \end{aligned}
```

### **Exceptions:**

Coprocessor Unusable Exception, TLB Refill, TLB Invalid, Address Error, Watch, Cache Error, Bus Error Exceptions



Format: CACHE op, offset(base) MIPS32

Purpose: Perform Cache Operation

To perform the cache operation specified by op.


### **Description:**

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache, as described in the following table.

**Table 11.1 Usage of Effective Address** 

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Virtual	The effective address is used to address the cache. An address translation may or may not be performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur)
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. As such, a kseg0 address should always be used for cache operations that require an index. See the Programming Notes section below.  Assuming that the total cache size in bytes is CS, the associativity is A, and the number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index:
		OffsetBit ← Log2(BPT) IndexBit ← Log2(CS / A) WayBit ← IndexBit + Ceiling(Log2(A)) Way ← Addr <sub>WayBit-1IndexBit</sub> Index ← Addr <sub>IndexBit-1OffsetBit</sub>

Figure 11.1 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index operations (where the address is used to index the cache but need not match the cache tag) software should use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS.

The effective address may be an arbitrarily-aligned by address. The CACHE instruction never causes an Address Error Exception due to an non-aligned address.

A Cache Error exception may occur as a by-product of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An Address Error Exception (when the *Cause* register's *ExcCode* value is AdEL) may occur if the effective address references a portion of the kernel address space that would normally result in such an exception. It is implementation-dependent whether such an exception does occur.

It is implementation-dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions. Data watch is not triggered by a cache instruction whose address matches the Watch register address match conditions. The preferred implementation is not to match on the cache instruction.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

 Code
 Name
 Cache

 0b00
 I
 Primary Instruction

 0b01
 D
 Primary Data or Unified Primary

 0b10
 T
 Tertiary

 0b11
 S
 Secondary

Table 11.2 Encoding of Bits[17:16] of CACHE Instruction

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended.

Table 11.3 Encoding of Bits [20:18] of the CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented?
0ь000	I	Index Invalidate	Index	Set the state of the cache block at the specified index to invalid.  This required encoding may be used by software to invalidate the entire instruction cache by stepping through all valid indices.	Required
	D	Index Writeback Invalidate / Index Invalidate	Index	For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address	Required
	S, T	Index Writeback Invalidate / Index Invalidate	Index	specified by the cache tag. After that operation has completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid.	Required if S, T cache is implemented.
				For a write-through cache: Set the state of the cache block at the specified index to invalid.	
				This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. Note that Index Store Tag should be used to initialize the cache at power-up.	
0b001	All	Index Load Tag	Index	Read the tag for the cache block at the specified index into the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. If the <i>DataLo</i> and <i>DataHi</i> registers are implemented, also read the data corresponding to the byte index into the <i>DataLo</i> and <i>DataHi</i> registers. This operation must not cause a Cache Error Exception.	Recommended
				The granularity and alignment of the data read into the <i>DataLo</i> and <i>DataHi</i> registers are implementation-dependent, but are typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.	
0ь010	All	Index Store Tag	Index	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. This operation must not cause a Cache Error Exception.  This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> and <i>TagHi</i> registers associated with the cache be initialized first.	Required

Table 11.3 Encoding of Bits [20:18] of the CACHE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented?
0b011	All	Index Store Data	Index	Write the data for the cache block at the specified index from the <i>DataLo</i> Coprocessor 0 register. This operation must not cause a Cache Error Exception.  This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>DataLo</i> register associated with the cache be initialized first.	Required
0b100	I, D	Hit Invalidate	Address	If the cache block contains the specified address, set the state of the cache block to invalid.	Required (Instruction Cache Encoding Only), Recom- mended otherwise.
	S, T	Hit Invalidate	Address	This required encoding may be used by software to invalidate a range of addresses from the instruction cache by stepping through the address range by the line size of the cache.	Optional. If Hit_Invalidate_D is implemented, the S and T variants are recommended.
0b101	I	Fill	Address	Fill the cache from the specified address.	Recommended
	D	Hit Writeback Invalidate / Hit Invalidate	Address	For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After	Required
	S, T	Hit Writeback Invalidate / Hit Invalidate	Address	that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid. For a write-through cache: If the cache block contains the specified address, set the state of the cache block to invalid.  This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache.	Required if S, T cache is implemented.
0b110	D	Hit Writeback	Address	If the cache block contains the specified address and it is valid and dirty, write the contents back	Recommended
	S, T	Hit Writeback	Address	to memory. After the operation is completed, leave the state of the line valid, but clear the dirty state. For a write-through cache, this operation may be treated as a nop.	Optional, if Hit_Writeback_D is implemented, the S and T variants are recommended.

Table 11.3 Encoding of Bits [20:18] of the CACHE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented?
0b111	I, D	Fetch and Lock	Address	If the cache does not contain the specified address, fill it from memory, performing a writeback if required, and set the state to valid and locked. If the cache already contains the specified address, set the state to locked. In set-associative or fully-associative caches, the way selected on a fill from memory is implementation-dependent.  The lock state may be cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line or via an Index Store	Recommended
				ation to the locked line, or via an Index Store Tag operation to the line that clears the lock bit.  Note that clearing the lock state via Index Store Tag depends on the implementation-dependent cache tag and cache line organization, and that Index and Index Writeback Invalidate opera- tions are dependent on cache line organization. Only Hit and Hit Writeback Invalidate opera- tions are generally portable across implementa- tions.	
				It is implementation-dependent whether a locked line is displaced as the result of an external invalidate or intervention that hits on the locked line. Software must not depend on the locked line remaining in the cache if an external invalidate or intervention would invalidate the line if it were not locked.	
				It is implementation-dependent whether a Fetch and Lock operation affects more than one line. For example, more than one line around the referenced address may be fetched and locked. It is recommended that only the single line containing the referenced address be affected.	

# **Restrictions:**

The operation of this instruction is **UNDEFINED** for any operation/cache combination that is not implemented.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable.

The operation of the instruction is **UNPREDICTABLE** if the cache line that contains the CACHE instruction is the target of an invalidate or a writeback invalidate.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Any use of this instruction that can cause cache-line writebacks should be followed by a subsequent SYNC instruc-

tion to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy.

### **Operation:**

```
if IsCoprocessorEnabled(0) then
    vAddr ← GPR[base] + sign_extend(offset)
    (pAddr, uncached) ← AddressTranslation(vAddr, DataReadReference)
    CacheOp(op, vAddr, pAddr)
else
    SignalException(CoprocessorUnusable, 0)
endif
```

### **Exceptions:**

TLB Refill Exception.

TLB Invalid Exception

Coprocessor Unusable Exception

Address Error Exception

Cache Error Exception


**Bus Error Exception** 

### **Programming Notes:**

For cache operations that require an index, it is implementation-dependent whether the effective address or the translated physical address is used as the cache index. Therefore, the index value should always be converted to a kseg0 address by ORing the index with 0x80000000 before being used by the cache instruction. For example, the following code sequence performs a data cache Index Store Tag operation using the index passed in GPR a0:

```
li a1, 0x80000000 /* Base of kseg0 segment */
or a0, a1 /* Convert index to kseg0 address */
cache DCIndexStTag, 0(a1) /* Perform the index store tag operation */
```

Load Linked Word LL



Format: LL rt, offset(base) MIPS32

Purpose: Load Linked Word

To load a word from memory for an atomic read-modify-write

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LL is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

### **Restrictions:**

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result in **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

## Operation:

```
\label{eq:vAddr} \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend(offset)} + {\rm GPR[base]} \\ {\rm if} \ {\rm vAddr}_{1..0} \neq 0^2 \ {\rm then} \\ {\rm SignalException(AddressError)} \\ {\rm endif} \\ ({\rm pAddr},\ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr},\ {\rm DATA},\ {\rm LOAD}) \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA},\ {\rm WORD},\ {\rm pAddr},\ {\rm vAddr},\ {\rm DATA}) \\ {\rm GPR[rt]} \leftarrow {\rm memword} \\ {\rm LLbit} \leftarrow 1 \end{array}
```


### **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Watch

### **Programming Notes:**

There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

Prefetch PREF



Format: PREF hint, offset(base) MIPS32

Purpose: Prefetch

To move data between memory and cache.

**Description:** prefetch\_memory(GPR[base] + offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREF does not cause addressing-related exceptions, including TLB exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is moved, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

It is implementation-dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction.

PREF neither generates a memory operation nor modifies the state of a cache line for a location with an *uncached* memory access type, whether this type is specified by the address segment (e.g., kseg1), the programmed coherency attribute of a segment (e.g., the use of the KO, KU, or K23 fields in the Config register), or the per-page coherency attribute provided by the TLB.

If PREF results in a memory operation, the memory access type and coherency attribute used for the operation are determined by the memory access type and coherency attribute of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

Any of the following conditions causes the core to treat a PREF instruction as a NOP.

- A reserved hint value is used
- The address has a translation error
- The address maps to an uncacheable page

In all other cases, except when *hint* equals 25, execution of the PREF instruction initiates an external bus read transaction. PREF is a non-blocking operation and does not cause the pipeline to stall while waiting for the data to be returned. The values of the *hint* field for PREF are shown below

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.
2-3	Reserved	Reserved - treated as a NOP.

Prefetch PREF

4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."
5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."
8-24	Reserved	Reserved - treated as a NOP.
25	writeback_invalidate (also known as "nudge")	Use: Data is no longer expected to be used. Action: Schedule a writeback of any dirty data. The cache line is marked as invalid upon completion of the writeback. If cache line is clean or locked, no action is taken.
26-29	Reserved	Reserved - treated as a NOP.
30	PrepareForStore	Use: Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory.  Reserved - treated as a NOP.
31	Reserved	Reserved - treated as a NOP.

### **Restrictions:**

None

### Operation:

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

### **Exceptions:**

Bus Error, Cache Error

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

### **Programming Notes:**

Prefetch cannot move data to or from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. A prefetch may be used using an address pointer before the validity of

Prefetch PREF

the pointer is determined without worrying about an addressing exception.

It is implementation-dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

Store Conditional Word SC

31	26	25	21	20 16	15 0
SC 111000		base		rt	offset
6		5		5	16

Format: SC rt, offset(base) MIPS32

Purpose: Store Conditional Word

To store a word to memory to complete an atomic read-modify-write

```
Description: if atomic_update then memory[GPR[base] + offset] \leftarrow GPR[rt], GPR[rt] \leftarrow 1 else GPR[rt] \leftarrow 0
```

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The 32-bit word in GPR *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The 32-bit word of GPR rt is stored into memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If the following event occurs between the execution of LL and SC, the SC fails:

An ERET instruction is executed.

If either of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is not predictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

The following conditions must be true or the result of the SC is **UNPREDICTABLE**:

- Execution of SC must have been preceded by execution of an LL instruction.
- An RMW sequence executed without intervening events that would cause the SC to fail must use the same address in the LL and SC. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Store Conditional Word SC

### **Operation:**

```
\label{eq:vAddr} $\operatorname{vAddr}_{1..0} \neq 0^2$ then \\ \operatorname{SignalException}(\operatorname{AddressError})$ end if $(\operatorname{pAddr}, \operatorname{CCA}) \leftarrow \operatorname{AddressTranslation}(\operatorname{vAddr}, \operatorname{DATA}, \operatorname{STORE})$ dataword $\leftarrow$ \operatorname{GPR}[\operatorname{rt}]$ if LLbit then \\ \operatorname{StoreMemory}(\operatorname{CCA}, \operatorname{WORD}, \operatorname{dataword}, \operatorname{pAddr}, \operatorname{vAddr}, \operatorname{DATA})$ end if $\operatorname{GPR}[\operatorname{rt}] \leftarrow 0^{31} \mid | \operatorname{LLbit}$ $}
```

# **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

### **Programming Notes:**

LL and SC are used to atomically update memory locations, as shown below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity


BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

Store Conditional Word SC



Format: SYNC (stype = 0 implied) MIPS32

Purpose: Synchronize Shared Memory

To order loads and stores.

### **Description:**

Simple Description:

- SYNC affects only *uncached* and *cached coherent* loads and stores. The loads and stores that occur before the SYNC must be completed before the loads and stores after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.
- SYNC is required, potentially in conjunction with SSNOP (in Release 1 of the Architecture) or EHB (in Release 2 of the Architecture), to guarantee that memory reference results are visible across operating mode changes. For example, a SYNC is required on entry to and exit from Debug Mode to guarantee that memory affects are handled correctly.

### Detailed Description:

- SYNC does not guarantee the order in which instruction fetches are performed. The *stype* values 1-31 are reserved for future extensions to the architecture. A value of zero will always be defined such that it performs all defined synchronization operations. Non-zero values may be defined to remove some synchronization operations. As such, software should never use a non-zero value of the *stype* field, as this may inadvertently cause future failures if non-zero values remove synchronization operations.
- The SYNC instruction stalls until all loads, stores, refills are completed and all write buffers are empty.

# **Restrictions:**


The effect of SYNC on the global order of loads and stores for memory access types other than *uncached* and *cached coherent* is **UNPREDICTABLE**.

### **Operation:**

SyncOperation(stype)

### **Exceptions:**

None



Format: TLBR MIPS32

Purpose: Read Entry from TLB

### **Description:**

The EntryHi, EntryLo0, EntryLo1, and PageMask registers are loaded with the contents of the TLB entry pointed to by the Index register. Note that the value written to the EntryHi, EntryLo0, and EntryLo1 registers may be different from that originally written to the TLB via these registers in that:

• The value returned in the G bit in both the *EntryLo0* and *EntryLo1* registers comes from the single G bit in the TLB entry. Recall that this bit was set from the logical AND of the two G bits in *EntryLo0* and *EntryLo1* when the TLB was written.

### **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.


If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

### **Operation:**

```
\begin{split} &\mathbf{i} \leftarrow \mathtt{Index} \\ &\mathbf{if} \ \mathbf{i} > (\mathtt{TLBEntries} - 1) \ \mathsf{then} \\ &\mathbf{UNDEFINED} \\ &\mathbf{endif} \\ &\mathsf{PageMask}_{\mathtt{Mask}} \leftarrow \mathtt{TLB[i]}_{\mathtt{Mask}} \\ &\mathtt{EntryHi} \leftarrow \\ & (\mathtt{TLB[i]}_{\mathtt{VPN2}} \ \mathsf{and} \ \mathsf{not} \ \mathtt{TLB[i]}_{\mathtt{Mask}}) \ || \\ & 0^5 \ || \ \mathtt{TLB[i]}_{\mathtt{ASID}} \\ &\mathtt{EntryLo1} \leftarrow 0^2 \ || \\ & (\mathtt{TLB[i]}_{\mathtt{PFN1}} \ \mathsf{and} \ \mathsf{not} \ \mathtt{TLB[i]}_{\mathtt{Mask}}) \ || \\ & \mathtt{TLB[i]}_{\mathtt{C1}} \ || \ \mathtt{TLB[i]}_{\mathtt{D1}} \ || \ \mathtt{TLB[i]}_{\mathtt{V1}} \ || \ \mathtt{TLB[i]}_{\mathtt{G}} \\ & \mathtt{EntryLo0} \leftarrow 0^2 \ || \\ & (\mathtt{TLB[i]}_{\mathtt{PFN0}} \ \mathsf{and} \ \mathsf{not} \ \mathtt{TLB[i]}_{\mathtt{Mask}}) \ || \\ & \mathtt{TLB[i]}_{\mathtt{C0}} \ || \ \mathtt{TLB[i]}_{\mathtt{D0}} \ || \ \mathtt{TLB[i]}_{\mathtt{V0}} \ || \ \mathtt{TLB[i]}_{\mathtt{G}} \end{split}
```

### **Exceptions:**

Coprocessor Unusable



Format: TLBWI MIPS32

Purpose: Write TLB Entry Indexed by Index Register

### **Description:**

The TLB entry pointed to by the Index register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

• The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

### **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.


If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

### **Operation:**

```
\begin{split} &\mathbf{i} \leftarrow \mathbf{Index} \\ &\mathbf{TLB[i]}_{\mathsf{Mask}} \leftarrow \mathbf{PageMask}_{\mathsf{Mask}} \\ &\mathbf{TLB[i]}_{\mathsf{Mask}} \leftarrow \mathbf{EntryHi}_{\mathsf{VPN2}} \\ &\mathbf{TLB[i]}_{\mathsf{QPN2}} \leftarrow \mathbf{EntryHi}_{\mathsf{ASID}} \\ &\mathbf{TLB[i]}_{\mathsf{G}} \leftarrow \mathbf{EntryLo1}_{\mathsf{G}} \text{ and } \mathbf{EntryLo0}_{\mathsf{G}} \\ &\mathbf{TLB[i]}_{\mathsf{PFN1}} \leftarrow \mathbf{EntryLo1}_{\mathsf{PFN}} \text{ and not } \mathbf{PageMask}_{\mathsf{Mask}} \\ &\mathbf{TLB[i]}_{\mathsf{C1}} \leftarrow \mathbf{EntryLo1}_{\mathsf{C}} \\ &\mathbf{TLB[i]}_{\mathsf{D1}} \leftarrow \mathbf{EntryLo1}_{\mathsf{D}} \\ &\mathbf{TLB[i]}_{\mathsf{V1}} \leftarrow \mathbf{EntryLo1}_{\mathsf{V}} \\ &\mathbf{TLB[i]}_{\mathsf{PFN0}} \leftarrow \mathbf{EntryLo0}_{\mathsf{PFN}} \text{ and not } \mathbf{PageMask}_{\mathsf{Mask}} \\ &\mathbf{TLB[i]}_{\mathsf{PFN0}} \leftarrow \mathbf{EntryLo0}_{\mathsf{C}} \\ &\mathbf{TLB[i]}_{\mathsf{D0}} \leftarrow \mathbf{EntryLo0}_{\mathsf{C}} \\ &\mathbf{TLB[i]}_{\mathsf{D0}} \leftarrow \mathbf{EntryLo0}_{\mathsf{D}} \\ &\mathbf{TLB[i]}_{\mathsf{V0}} \leftarrow \mathbf{EntryLo0}_{\mathsf{V}} \\ \end{split}
```

### **Exceptions:**

Coprocessor Unusable



Format: TLBWR MIPS32

Purpose: Write TLB Entry Indexed by Random Register

### **Description:**

The TLB entry pointed to by the *Random* register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

• The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Operation:**

```
\begin{split} &\mathbf{i} \leftarrow \mathtt{Random} \\ &\mathtt{TLB[i]}_{\mathtt{Mask}} \leftarrow \mathtt{PageMask}_{\mathtt{Mask}} \\ &\mathtt{TLB[i]}_{\mathtt{VPN2}} \leftarrow \mathtt{EntryHi}_{\mathtt{VPN2}} \ \mathtt{and} \ \mathtt{not} \ \mathtt{PageMask}_{\mathtt{Mask}} \\ &\mathtt{TLB[i]}_{\mathtt{ASID}} \leftarrow \mathtt{EntryHi}_{\mathtt{ASID}} \\ &\mathtt{TLB[i]}_{\mathtt{G}} \leftarrow \mathtt{EntryLo1}_{\mathtt{G}} \ \mathtt{and} \ \mathtt{EntryLo0}_{\mathtt{G}} \\ &\mathtt{TLB[i]}_{\mathtt{PFN1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{PFN}} \ \mathtt{and} \ \mathtt{not} \ \mathtt{PageMask}_{\mathtt{Mask}} \\ &\mathtt{TLB[i]}_{\mathtt{C1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{C}} \\ &\mathtt{TLB[i]}_{\mathtt{D1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{D}} \\ &\mathtt{TLB[i]}_{\mathtt{V1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{V}} \\ &\mathtt{TLB[i]}_{\mathtt{PFN0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{PFN}} \ \mathtt{and} \ \mathtt{not} \ \mathtt{PageMask}_{\mathtt{Mask}} \\ &\mathtt{TLB[i]}_{\mathtt{PFN0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{C}} \\ &\mathtt{TLB[i]}_{\mathtt{D0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{C}} \\ &\mathtt{TLB[i]}_{\mathtt{D0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{D}} \\ &\mathtt{TLB[i]}_{\mathtt{V0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{D}} \\ &\mathtt{TLB[i]}_{\mathtt{V0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{V}} \end{split}
```

### **Exceptions:**

Coprocessor Unusable

#### 

Purpose: Enter Standby Mode

Wait for Event

Format: WAIT

### **Description:**

The WAIT instruction forces the core into low power mode. The pipeline is stalled and when all external requests are completed, the processor's main clock is stopped. The processor will restart when reset (SI\_Reset or SI\_ColdReset) is signaled, or a non-masked interrupt is taken (SI\_NMI, SI\_Int, or EJ\_DINT). Note that the M14Kccore does not use the code field in this instruction.

MIPS32

If the pipeline restarts as the result of an enabled interrupt, that interrupt is taken between the WAIT instruction and the following instruction (*EPC* for the interrupt points at the instruction following the WAIT instruction).

### **Restrictions:**

The operation of the processor is **UNDEFINED** if a WAIT instruction is placed in the delay slot of a branch or a jump.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

### **Operation:**

```
I: Enter lower power mode
I+1:/* Potential interrupt taken here */
```

### **Exceptions:**

Coprocessor Unusable Exception

# microMIPS™ Instruction Set Architecture

The microMIPS<sup>TM</sup> architecture minimizes the code footprint of applications, thus reducing the cost of memory, which is particularly high for embedded memory. At the same time, the high performance of MIPS cores is maintained. Using this technology, the customer can generate best results without spending time to profile its application. The smaller code footprint typically leads to reduced power consumption per executed task because of the smaller number of memory accesses.

microMIPS is a replacement for the existing MIPS16e ASE. It is also an alternative to the MIPS32 instruction encoding and can be implemented in parallel or stand-alone.

Overview of changes from the existing MIPS 32ISA:

- 16-bit and 32-bit opcodes; for MIPS64, also includes 48-bit opcodes
- Optimized opcode/operand field definitions based on statistics
- Branch and jump delay slots are retained for maximum compatibility and lowest risk
- Removal of branch likely instructions, emulation by assembler
- Fine-tuned register allocation algorithm in compilers for smallest code size

# 12.1 Overview

## 12.1.1 MIPSr3™ Architecture

MIPSr3 is a family of architectures which includes Release 3.0 of the MIPS32 Architecture and the first release of the microMIPS32 architecture. Enhancements included in the MIPSr3 Architecture are:

- MIPS32 Release 3 ISA and microMIPS ISA.
- The MIPS16e ASE is phased out and is replaced by microMIPS. Therefore these two ASEs never co-exist within the same processor core.
- Branch likely instructions are phased out in microMIPS and are emulated by the assembler. They remain available in the MIPS32 encoding.

Unless otherwise described in this document, all other aspects of the MIPS32r3 architecture are identical to MIPS32 Release 2.

### 12.1.2 Default ISA Mode

The instruction sets available in an implementation are reported in the  $Config3_{ISA}$  register field (bits 15:14).  $Config1_{CA}$  (bit 2) is not used for microMIPS.

For implementations that support both microMIPS and MIPS32, the selected ISA mode following reset is determined by the setting of the *Config3*<sub>ISA</sub> register field, which is a read-only field set by a hardware signal external to the processor core.

For implementations that support both microMIPS and MIPS32, the selected ISA mode of an exception handler is determined by the setting of the  $Config3_{ISAOnExc}$  register field (bit 16). The  $Config3_{ISAOnExc}$  register field is writeable by software and has a reset value that is set by a hardware signal external to the processor core. This register field allows privileged software to change the ISA mode to be used for subsequent exceptions. All exception types whose vectors are offsets of the EBASE register have this capability.

For implementations that support both microMIPS and MIPS32, the selected ISA mode of a debug exception is determined by the setting of the *ISAonDebug* register field in the *EJTAG TAP Control* register. This register field is writeable by EJTAG probe software and has a reset value that is set by a hardware signal external to the processor core.

### 12.1.3 Software Detection

Software can determine if microMIPS is implemented by checking the state of the *ISA* (Instruction Set Architecture) field in the *Config3* CP0 register. *Config1*<sub>CA</sub> (bit 2) is not used for microMIPS.

Software can determine if the MIPS32 ISA is implemented by checking the state of the ISA (Instruction Set Architecture) register field in the *Config3* CP0 register.

Software can determine which ISA is used when handling an exception by checking the state of the ISAOnExc (ISA on Exception) field in the Config3 CP0 register.

Debug Probe Software can determine which ISA is used when handling a debug exception by checking the state of the ISAOnDebug field in the EJTAG TAP Control register.

# 12.1.4 Compliance and Subsetting

This document does not change the instruction subsets as defined by the other MIPS32 architecture reference manuals, including the subsets defined by the various ASEs.

### 12.1.5 Mode Switch

The MIPS32 architecture defines an ISA mode for each processor. An ISA mode value of 0 indicates MIPS32 instruction decoding. In processors implementing microMIPS, an ISA mode value of 1 selects microMIPS instruction decoding.

In microMIPS implementations, the ISA mode is not directly visible to normal software. When EJTAG is implemented, the ISA mode is reflected in the *EJTAG TAP Control* register.

Mode switching between MIPS32 and microMIPS uses the same mechanism used by MIPS16e, namely, the JALX, JR, JR.HB, JALR, and JALR.HB instructions, as described below.

• The JALX instruction executes a JAL and switches to the other mode.

- The JR and JALR instructions interpret bit 0 of the source registers as the target ISA mode (0=MIPS32, 1=micro-MIPS) and therefore set the ISA Mode bit according to the contents of bit 0 of the source register. For the actual jump operation, the PC is loaded with the value of the source register with bit 0 set to 0. The same applies to JR.HB and JALR.HB. The instructions JALR and JALR.HB save the ISA mode into bit 0 of the destination register.
- When exceptions or interrupts occur and the processor writes to *EPC*, *DEPC*, or *ErrorEPC*, the ISA Mode bit is saved into bit 0 of these registers. Then the ISA Mode bit is set according to the *Config3<sub>ISA</sub>* register field. On return from an exception, the processor loads the ISA Mode bit based on the value from either *EPC*, *DEPC*, or *ErrorEPC*.

If only one ISA mode exists (either MIPS32 or microMIPS), then this mode switch mechanism does not exist, and the ISA mode has a fixed value (0=MIPS32, 1=microMIPS). Executing the JALX instruction will cause a Reserved Instruction exception. JR and JALR instructions cause an Address exception on the target instruction fetch when bit 0 of the source register is different from the ISA mode. The same applies to JR.HB and JALR.HB. Exception handlers must be encoded in the instruction format supported by the processor.

# 12.1.6 Branch and Jump Offsets

In the MIPS32 architecture, because instructions are always 32 bits in size, the jump and branch target addresses are word (32-bit) aligned. Jump/branch offset fields are shifted left by two bits to create a word-aligned effective address.

In the microMIPS architecture, because instructions can be either 16 or 32 bits in size, the jump and branch target addresses are halfword (16-bit) aligned. Branch/jump offset fields are shifted left by only one bit to create halfword-aligned effective addresses.

To maintain the existing MIPS32 ABIs, link unit/object file entry points are restricted to 32-bit word alignments. In the future, a microMIPS-only ABI can be created to remove this restriction.

# 12.1.7 Coprocessor Unusable Behavior

If an instruction associated with a non-implemented coprocessor is executed, it is implementation-specific whether a processor executing in microMIPS mode raises an RI exception or a coprocessor unusable exception. While in microMIPS mode, the M14Kc has the same behavior as in MIPS32 mode; coprocessor unusable exceptions will be raised.

# 12.2 Instruction Formats

This section defines the formats of microMIPS instructions. The microMIPS variable-length encoding comprises 16-bit and 32-bit wide instructions.

The 6-bit major opcode is left-aligned within the instruction encoding. Instructions can have 0 to 4 register fields. For 32-bit instructions, the register field width is 5 bits, while for most 16-bit instructions, the register field width is 3 bits, utilizing instruction-specific register encoding. All 5-bit register fields are located at a constant position within the instruction encoding.

The immediate field is right-aligned in the following instructions:

- some 16-bit instructions with 3-bit register fields
- 32-bit instructions with 16-bit or 26-bit immediate field

### microMIPS™ Instruction Set Architecture

The name 'immediate field' as used here includes the address offset field for branches and load/store instructions as well as the jump target field.

Other instruction-specific fields are typically located between the immediate and minor opcode fields. Instructions that have multiple "other" fields are listed in alphabetical order according to the name of the field, with the first name of the order located at the lower bit position. An empty bit field that is not explicitly shown in the instruction format is located next to the minor opcode field.

Figure 12.1 and Figure 12.2 show the 16-bit and 32-bit instruction formats.

Figure 12.1 16-Bit Instruction Formats




Figure 12.2 32-Bit Instruction Formats

	31		26	25														0
R0		Major Opcode							In	nmedia	ate/Minor Op	code	/Other					
	31		26	25		21	20		16	15								0
R1		Major Opcode			Imm/Other			rs/fs/base				In	nmedia	te/Minor O	pcode	/Other		
	31		26	25		21	20		16	15								0
R2		Major Opcode			rt/ft/index			rs/fs/base				In	nmedia	te/Minor O	pcode	/Other		
	31		26	25		21	20		16	15		11	10					0
R3		Major Opcode			rt/ft/index			rs/fs/base			rd/fd			Immedia	ate/Mi	nor Op	code/Other	
	31		26	25		21	20		16	15		11	10		6	5		0
R4		Major Opcode			rt/ft			rs/fs			rd/fd			rr/fr		Min	or Opcode/Oth	er

Figure 12.3 Immediate Fields within 32-Bit Instructions

32-bit instruction formats with 26-bit immediate fields:

	31		26	25							0	
R0I26		Major Opcode						Immediate	)			
	31		26	25		16	15				0	
R0I16		Major Opcode		Minor Opc	ode/Othe	er				Immediate		
32-bit instruction formats with 16-bit immediate fields:												
	31		26	25 21	20	16	15				0	
R1I16		Major Opcode		Minor Opcode/Other		rs/fs				Immediate		
	31		26	25 21	20	16	15				0	
R2I16		Major Opcode		rt/ft		rs/fs				Immediate		
											_	
32-	-bit ins	struction formats v	vith 1	2-bit immediate fields:								
	31		26	25 21	20	16	15	12	11		0	
R1I12		Major Opcode		Other		rs/fs	М	linor Opcode		Immediate		
	31		26	25 21	20	16	15	12	11		0	
R2I12		Major Opcode		rt/ft		rs/fs	М	linor Opcode		Immediate		

The instruction size can be completely derived from the major opcode. For 32-bit instructions, the major opcode also defines the position of the minor opcode field and whether or not the immediate field is right-aligned.

Instructions formats are named according to the number of the register fields and the size of the immediate field. The names have the structure R<x>I<y>. For example, an instruction based on the format R2I16 has 2 register fields and a 16-bit immediate field.

# 12.2.1 Instruction Stream Organization and Endianness

16-bit instructions are placed within the 32-bit (or 64-bit) memory element according to system endianness.

- On a 32-bit processor in big-endian mode, the first instruction is read from bits 31..16, and the second instruction is read from bits 15..0.
- On a 32-bit processor in little-endian mode, the first instruction is read from bits 15..0, and the second instruction is read from bits 31..16.

The above rule also applies to the halfwords of 32-bit instructions. This means that a 32-bit instruction is not treated as a word data type; instead, the halfwords are treated in the same way as individual 16-bit instructions. The halfword containing the major opcode is always the first in the sequence.

### Example:

```
SRL r1, r1, 7 binary opcode fields: 000000 00001 00001 00111 00001 000000 hex representation: 0021 3840

Address: 3 2 1 0

Little Endian: Data: 38 40 00 21

Address: 0 1 2 3

Big Endian: Data: 00 21 38 40
```

Instructions are placed in memory such that they are in-order with respect to the address.

# 12.3 microMIPS Re-encoded Instructions

This section lists all microMIPS re-encoded instructions, sorted into 16-bit and 32-bit categories.

In the 16-bit category:

• Frequent MIPS32 instructions and macros, re-encoded as 16-bit. Register and immediate fields are reduced in size by using encodings of frequently occurring values.

In the 32-bit category:

- All MIPS32 instructions, including all application-specific extensions except MIPS16e, re-encoded: MIPS32, MIPS-3D ASE, MIPS DSP Module, MIPS MT ASE, and SmartMIPS ASE.
- Opcode space for user-defined instructions (UDIs).
- New instructions designed primarily to reduce code size.

To differentiate between 16-bit and 32-bit encoded instructions, the instruction mnemonic can be optionally extended with the suffix "16" or "32" respectively. This suffix is placed at the end of the instruction before the first '.' if there is one. For example:

ADD16, ADD32, ADD32.PS

If these suffixes are omitted, the assembler automatically chooses the smallest instruction size.

For each instruction, the tables in this chapter provide all necessary information about the bit fields. The formats of the instructions are defined in Section 10.1 "CPU Instruction Formats". Together with the major and minor opcode encodings, which can be derived from the tables in Section 11.2 "M14KcTM Core Opcode Map", the complete instruction encoding is provided.

Most register fields have a width of 5 bits. 5-bit register fields use linear encoding (r0='00000', r1='00001', etc.). For 16-bit instructions, whose register field size is variable, the register field width is explicitly stated in the instruction table (Table 12.1 and Table 12.2), and the individual register and immediate encodings are shown in Table 12.3. The 'other fields' are defined by the respective column, with the order of these fields in the instruction encoding defined by the order in the tables.

# **12.3.1 16-Bit Category**

### 12.3.1.1 Frequent MIPS32 Instructions

These are frequent MIPS32 instructions with reduced register and immediate fields containing frequently used registers and immediate values.

MOVE is a very frequent instruction. It therefore supports full 5-bit unrestricted register fields for maximum efficiency. In fact, MOVE used to be a simplified macro of an existing MIPS32 instruction.

There are 2 variants of the LW and SW instructions. One variant implicitly uses the SP register to allow for a larger offset field. The value in the offset field is shifted left by 2 before it is added to the base address.

There are four variants of the ADDIU instruction:

- 1. A variant with one 5-bit register specifier that allows any GPR to be the source and destination register
- 2. A variant that uses the stack pointer as the implicit source and destination register
- 3. A variant that has separate 3-bit source and destination register specifiers
- 4. A variant that has the stack pointer as the implicit source register and one 3-bit destination register specifier

A 16-bit NOP instruction is needed because of the new 16-bit instruction alignment and the need in specific cases to align instructions on a 32-bit boundary. It can save code size as well. NOP is not shown in the table because it is realized as a macro (as is NEGU).

```
NOP16 = MOVE16 r0, r0

NEGU16 rt, rs = SUBU16 rt, r0, rs
```

Because microMIPS instructions are 16-bit aligned, the 16-bit branch instructions support 16-bit aligned branch target addresses. The offset field is left shifted by 1 before it is added to the PC.

# microMIPS™ Instruction Set Architecture

The compact instruction JRC is to be used instead of JR, when the jump delay slot after JR cannot be filled. This saves code size. Because JRC may execute as fast as JR with a NOP in the delay slot, JR is preferred if the delay slot can be filled.

The breakpoint instructions, BREAK and SDBBP, include a 16-bit variant that allows a breakpoint to be inserted at any instruction address without overwriting more than a single instruction.

Table 12.1 16-Bit Re-encoding of Frequent MIPS32 Instructions

Instruction	Major Opcode Name	Number of Register Fields	Immediate Field Size (bit)	Register Field Width (bit)	Total Size of Other Fields	Empty 0 Field Size (bit)	Minor Opcode Size (bit)	Comment
ADDIUS5	POOL16D	5bit:1	4	5		0	1	Add Immediate Unsigned Word Same Register
ADDIUSP	POOL16D	0	9	0		0	1	Add Immediate Unsigned Word to Stack Pointer
ADDIUR2	POOL16E	2	3	3		0	1	Add Immediate Unsigned Word Two Registers
ADDIUR1SP	POOL16E	1	6	3		0	1	Add Immediate Unsigned Word One Registers and Stack Pointer
ADDU16	POOL16A	3	0	3		0	1	Add Unsigned Word
AND16	POOL16C	2	0	3		0	4	AND
ANDI16	ANDI16	2	4	3		0	0	AND Immediate
B16	B16	0	10			0	0	Branch
BREAK16	POOL16C	0	0		4	0	6	Cause Breakpoint Exception
JALR16	POOL16C	1	0	5		0	5	Jump and Link Register, 32-bit delay-slot
JALRS16	POOL16C	1	0	5		0	5	Jump and Link Register, 16-bit delay-slot
JR16	POOL16C	1	0	5		0	5	Jump Register
LBU16	LBU16	2	4	3		0	0	Load Byte Unsigned
LHU16	LHU16	2	4	3		0	0	Load Halfword
LI16	LI16	1	7	3		0	0	Load Immediate
LW16	LW16	2	4	3		0	0	Load Word
LWGP	LWGP16	1	7	3		0	0	Load Word GP
LWSP	LWSP16	5bit:1	5	5		0	0	Load Word SP

Table 12.1 16-Bit Re-encoding of Frequent MIPS32 Instructions (Continued)

Instruction	Major Opcode Name	Number of Register Fields	Immediate Field Size (bit)	Register Field Width (bit)	Total Size of Other Fields	Empty 0 Field Size (bit)	Minor Opcode Size (bit)	Comment
MFHI16	POOL16C	1	0	5		0	5	Move from HI Register
MFLO16	POOL16C	1	0	5		0	5	Move from LO Register
MOVE16	MOVE16	2	0	5		0	0	Move
NOT16	POOL16C	2	0	3		0	4	NOT
OR16	POOL16C	2	0	3		0	4	OR
SB16	SB16	2	4	3		0	0	Store Byte
SDBBP16	POOL16C	0	0		4	0	6	Cause Debug Breakpoint Exception
SH16	SH16	2	4	3		0	0	Store Halfword
SLL16	POOL16B	2	3	3		0	1	Shift Word Left Logical
SRL16	POOL16B	2	3	3		0	1	Shift Word Right Logical
SUBU16	POOL16A	3	0	3		0	1	Sub Unsigned
SW16	SW16	2	4	3		0	0	Store Word
SWSP	SWSP16	5bit:1	5	5		0	0	Store Word SP
XOR16	POOL16C	2	0	3		0	4	XOR

# 12.3.1.2 Frequent MIPS32 Instruction Sequences

These 16-bit instructions are equivalent to frequently-used short sequences of MIPS32 instructions. The instruction-specific register and immediate value selection are shown in Table 12.3.

Table 12.2 16-Bit Re-encoding of Frequent MIPS32 Instruction Sequences

Instruction	Major Opcode Name	Number of Register Fields	Immediate Field Size (bit)	Register Field Width (bit)	Total Size of Other Fields	Empty 0 Field Size (bit)	Minor Opcode Size (bit)	Comment
BEQZ16	BEQZ16	1	7	3		0	0	Branch on Equal Zero
BNEZ16	BNEZ16	1	7	3		0	0	Branch on Not Equal Zero
JRADDIUSP	POOL16C	0	5				5	Jump Register; ADDIU SP
JRC	POOL16C	1	0	5		0	5	Jump Register Compact

Table 12.2 16-Bit Re-encoding of Frequent MIPS32 Instruction Sequences (Continued)

Instruction	Major Opcode Name	Number of Register Fields	Immediate Field Size (bit)	Register Field Width (bit)	Total Size of Other Fields	Empty 0 Field Size (bit)	Minor Opcode Size (bit)	Comment
LWM16	POOL16C	0	4		2	0	4	Load Word Multiple
SWM16	POOL16C	0	4		2	0	4	Store Word Multiple

# 12.3.1.3 Instruction-Specific Register Specifiers and Immediate Field Encodings

Table 12.3 Instruction-Specific Register Specifiers and Immediate Field Values

Instruction	of Register Fields	Immediate Field Size (bit)	Register 1 Decoded Value	Register 2 Decoded Value	Register 3 Decoded Value	Immediate Field Decoded Value
ADDIUS5	5bit:1	4	rd: 5-bit field			-807
ADDIUSP	0	9				(-2583, 2257) << 2
ADDIUR2	2	3	rs1:2-7,16, 17	rd:2-7,16, 17		-1, 1, 4, 8, 12, 16, 20, 24
ADDIUR1SP	1	6	rd:2-7,16, 17			(063) << 2
ADDU16	3	0	rs1:2-7,16, 17	rs2:2-7,16, 17	rd:2-7,16, 17	
AND16	2	0	rs1:2-7,16, 17	rd:2-7,16, 17		
ANDI16	2	4	rs1:2-7,16, 17	rd:2-7,16, 17		1, 2, 3, 4, 7, 8, 15, 16, 31, 32, 63, 64, 128, 255, 32768, 65535
B16	0	10				(-512511) << 1
BEQZ16	1	7	rs1:2-7,16, 17			(-6463) << 1
BNEZ16	1	7	rs1:2-7,16, 17			(-6463) << 1
BREAK16	0	4				015
JALR16	5bit:1	0	rs1:5-bit field			
JALRS16	5bit:1	0	rs1:5-bit field			
JRADDIUSP	0	5				(031) << 2
JR16	5bit:1	0	rs1:5 bit field			
JRC	5bit:1	0	rs1:5 bit field			
LBU16	2	4	rb:2-7,16,17	rd:2-7,16, 17		-1,014
LHU16	2	4	rb:2-7,16,17	rd:2-7,16, 17		(015) << 1
LI16	1	7	rd:2-7,16, 17			-1,0126
LW16	2	4	rb:2-7,16,17	rd:2-7,16, 17		(015) << 2
LWM16	2bit list:1	4				(015)<<2
LWGP	1	7	rd:2-7,16,17			(-6463)<<2
LWSP	5bit:1	5	rd:5-bit field			(031)<<2
MFHI16	5bit:1	0	rd:5-bit field			
MFLO16	5bit:1	0	rd:5-bit field			
MOVE16	5bit:2	0	rd:5-bit field	rs1:5-bit field		
NOT16	2	0	rs1:2-7,16, 17	rd:2-7,16, 17		
OR16	2	0	rs1:2-7,16, 17	rd:2-7,16, 17		
SB16	2	4	rb:2-7,16,17	rs1:0, 2-7, 17		015
SDBBP16	0	0				015
SH16	2	4	rb:2-7,16,17	rs1:0, 2-7, 17		(015) << 1
SLL16	2	3	rs1:2-7,16, 17	rd:2-7,16, 17		18 (see encoding tables)

Table 12.3 Instruction-Specific Register Specifiers and Immediate Field Values (Continued)

Instruction	Number of Register Fields	Immediate Field Size (bit)	Register 1 Decoded Value	Register 2 Decoded Value	Register 3 Decoded Value	Immediate Field Decoded Value
SRL16	2	3	rs1:2-7,16, 17	rd:2-7,16, 17		18 (see encoding tables)
SUBU16	3	0	rs1:2-7,16, 17	rs2:2-7,16, 17	rd:2-7,16, 17	
SW16	2	4	rb:2-7,16,17	rs1:0, 2-7, 17		(015) << 2
SWSP	5bit:1	5	rs1: 5 bit field			(031) << 2
SWM16	2- bit list:1	4				(015)<<2
XOR16	2	0	rs1:2-7,16, 17	rd:2-7,16, 17		

# 12.3.2 16-bit Instruction Register Set

Many of the 16-bit instructions use 3-bit register specifiers in their binary encodings. The register set used for most of these 3-bit register specifiers is listed in Table 12.4. The register set used for SB16, SH16, SW16 source register is listed in Table 12.5. These register sets are a true subset of the register set available in 32-bit mode; the 3-bit register specifiers can directly access 8 of the 32 registers available in 32-bit mode (which uses 5-bit register specifiers).

In addition, specific instructions in the 16-bit instruction set implicitly reference the stack pointer register (*sp*), global pointer register (*gp*), the return address register (*ra*), the integer multiplier/divider output registers (*HI/LO*) and the program counter (*PC*). Of these, Table 12.6 lists *sp*, *gp* and *ra*. Table 12.7 lists the microMIPS special-purpose registers, including *PC*, *HI* and *LO*.

The microMIPS also contains some 16-bit instructions that use 5-bit register specifiers. Such 16-bit instructions provide access to all 32 general-purpose registers.

Table 12.4 16-Bit Instruction General-Purpose Registers - \$2-\$7, \$16, \$17

16-Bit Register Encoding <sup>1</sup>	32-Bit MIPS Register Encoding <sup>2</sup>	Symbolic Name (From ArchDefs.h)	Description
0	16	s0	General-purpose register
1	17	s1	General-purpose register
2	2	v0	General-purpose register
3	3	v1	General-purpose register
4	4	a0	General-purpose register
5	5	a1	General-purpose register
6	6	a2	General-purpose register
7	7	a3	General-purpose register

- 1. "0-7" correspond to the register's 16-bit binary encoding and show how that encoding relates to the MIPS registers. "0-7" never refer to the registers, except within the binary microMIPS instructions. From the assembler, only the MIPS names (\$16, \$17, \$2, etc.) or the symbolic names (\$0, \$1, \$v0, etc.) refer to the registers. For example, to access register number 17 in the register file, the programmer references \$17 or \$1, even though the micro-MIPS binary encoding for this register is 001.
- General registers not shown in the above table are not accessible through the 16-bit instruction using 3-bit register specifiers. The Move instruction can access all 32 general-purpose registers.

Table 12.5 SB16, SH16, SW16 Source Registers - \$0, \$2-\$7, \$17

16-Bit Register Encoding <sup>1</sup>	32-Bit MIPS Register Encoding <sup>2</sup>	Symbolic Name (From ArchDefs.h)	Description
0	0	zero	Hard-wired Zero
1	17	s1	General-purpose register
2	2	v0	General-purpose register
3	3	v1	General-purpose register
4	4	a0	General-purpose register
5	5	a1	General-purpose register
6	6	a2	General-purpose register
7	7	a3	General-purpose register

- 1. "0-7" correspond to the register's 16-bit binary encoding and show how that encoding relates to the MIPS registers. "0-7" never refer to the registers, except within the binary microMIPS instructions. From the assembler, only the MIPS names (\$16, \$17, \$2, etc.) or the symbolic names (\$0, \$1, \$0, etc.) refer to the registers. For example, to access register number 17 in the register file, the programmer references \$17 or \$1, even though the micro-MIPS binary encoding for this register is 001.
- General registers not shown in the above table are not accessible through the 16-bit instructions using 3-bit register specifier. The Move instruction can access all 32 general-purpose registers.

Table 12.6 16-Bit Instruction Implicit General-Purpose Registers

16-Bit Register Encoding	32-Bit MIPS Register Encoding	Symbolic Name (From ArchDefs.h)	Description
Implicit	28	gp	Global pointer register
Implicit	29	sp	Stack pointer register
Implicit	31	ra	Return address register

Table 12.7 16-Bit Instruction Special-Purpose Registers

Symbolic Name	Purpose
PC	Program counter. The PC-relative ADDIU can access this register as an operand.
HI	Contains high-order word of multiply or divide result.
LO	Contains low-order word of multiply or divide result.

# **12.3.3 32-Bit Category**

### 12.3.3.1 New 32-bit instructions

The following table lists the 32-bit instructions introduced in the microMIPS ISA.

Table 12.8 32-bit Instructions introduced within microMIPS

Instruction	Major Opcode Name	Number of Register Fields	Immediate Field Size (bit)	Register Field Width (bit)	Total Size of Other Fields	Empty 0 Field Size (bit)	Minor Opcode Size (bit)	Comment
ADDIUPC	ADDIUPC	1	23	3		0	0	ADDIU PC-Relative
BEQZC	POOL32I	2:5 bit	16	5			0	Branch on Equal to Zero, No Delay Slot
BNEZC	POOL32I	2:5 bit	16	5			0	Branch on Not Equal to Zero, No Delay Slot
JALRS	POOL32A	2:5 bit	0	5			16	Jump and Link Register, Short Delay Slot
JALRS.HB	POOL32A	2:5 bit	0	5			16	Jump and Link Register with Hazard Barrier, Short Delay Slot
JALS	JALS32	0	26				0	Jump and Link, Short Delay Slot
JALX	JALX		26	5		0	5	Jump and Link Exchange
LWP	POOL32B	2:5 bit	12		5	0	4	Load Word Pair
LWXS	POOL32A	3:5 bit	0	5	0	1	10	Load Word Indexed, Scale
LWM32	POOL32B	1:5bit	12		5	0	4	Load Word Multiple
SWP	POOL32B	2:5 bit	12			0	4	Load Word Pair
SWM32	POOL32B	1:5bits	12		5	0	4	Store Word Multiple

12.3	microMIPS	Re-encode	ed l	Instructions

microMIPS™ Instruction Set Architecture

# References

This appendix lists other publications available from MIPS Technologies, Inc. that are referenced in this document. These documents may be included in the \$MIPS\_PROJECT/doc area of a typical M14Kc soft or hard core release, or in some cases may be available on the MIPS web site <a href="http://www.mips.com">http://www.mips.com</a>.

 MIPS32® M14Kc<sup>TM</sup> Processor Core Data Sheet MIPS document: MD00672

- MIPS32® M14Kc<sup>TM</sup> Processor Core Integrators Guide MIPS document: MD00673
- MIPS32® M14Kc<sup>TM</sup> CPU Implementor's Guide MIPS Document: MD00675
- MIPS32® M14Kc<sup>™</sup> System Package & Simulation Flow User's Manual MIPS document: MD00718
- 5. MIPS® Architecture For Programmers, Volume I: Introduction to the MIPS32® Architecture MIPS document: MD0082
- MIPS® Architecture For Programmers, Volume I: Introduction to the microMIPS32<sup>TM</sup> Architecture MIPS document: MD0741
- MIPS® Architecture For Programmers, Volume II: The MIPS32® Instruction Set MIPS document: MD0086
- 8. MIPS® Architecture For Programmers, Volume II: The microMIPS32<sup>TM</sup> Instruction Set MIPS document: MD0582
- 9. MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture

MIPS Document: MD00090

 MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the MIPS32® and microMIPS32™ Architectures MIPS document: MD00641

11. MIPS® EJTAG Specification MIPS Document: MD00047

- 12. MIPS® cJTAG Adapter User's Manual MIPS Document: MD00862
- 13. Security Features of the M14K<sup>TM</sup> Processor Family MIPS document: MD00896

# References

# **Revision History**

Change bars (vertical lines) in the margins of this document indicate significant changes in the document since its last release. Change bars are removed for changes that are more than one revision old.

This document may refer to Architecture specifications (for example, instruction set descriptions and EJTAG register definitions), and change bars in these sections indicate changes since the previous version of the relevant Architecture document.

Revision	Date	Description
01.00	March 25, 2010	• Initial 1_0_0 release.
02.00	December 17, 2010	• 2_0_0 Maintenance release.
02.01	September 30, 2011	• 2_1_0 Maintenance release.
02.02	March 12, 2012	• 2_1a_0 Patch release.
02.03	April 30, 2012	• 2_2_0 Maintenance release.
02.04	March 24, 2014	Changed document format and legal text.

**Revision History**