

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module

Document Number: MD00866 Revision 1.12 February 3, 2016

Public. This publication contains proprietary information which is subject to change without notice and is supplied 'as is', without any warranty of any kind.

Contents

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12

List of Figures

List of Tables

Chapter 1

About This Book

The MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS32™ Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32™ instruction set
- Volume III describes the MIPS32® and microMIPS32[™] Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e[™] Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX™ Application-Specific Extension to the MIPS64® Architecture and microMIPS64™. It is not applicable to the MIPS32® document set nor the microMIPS32™ document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS®Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture .
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

1.1 Typographical Conventions

This section describes the use of *italic*, **bold** and courier fonts in this book.

1.1.1 Italic Text

- is used for *emphasis*
- is used for *bits*, *fields*, *registers*, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various *floating point instruction formats*, such as *S, D*, and *PS*
- is used for the memory access types, such as *cached* and *uncached*

1.1.2 Bold Text

- represents a term that is being **defined**
- is used for **bits** and **fields** that are important from a hardware perspective (for instance, **register** bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, **5..1** indicates numbers 5 through 1
- is used to emphasize **UNPREDICTABLE** and **UNDEFINED** behavior, as defined below.

1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms **UNPREDICTABLE** and **UNDEFINED** are used throughout this book to describe the behavior of the processor in certain cases. **UNDEFINED** behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause **UNDEFINED** behavior or operations. Conversely, both privileged and unprivileged software can cause **UNPREDICTABLE** results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause a result to be generated or not. If a result is generated, it is **UNPREDICTABLE**. **UNPREDICTABLE** operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating **UNPREDICTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- **UNPREDICTABLE** operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, **UNPREDICTABLE** operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process

• **UNPREDICTABLE** operations must not halt or hang the processor

1.2.2 UNDEFINED

UNDEFINED operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

UNDEFINED operations or behavior has one implementation restriction:

UNDEFINED operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

1.2.3 UNSTABLE

UNSTABLE results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

UNSTABLE values have one implementation restriction:

• Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in [Table 1.1.](#page-13-0)

Symbol	Meaning
\leftarrow	Assignment
$=$, \neq	Tests for equality and inequality
	Bit string concatenation
x^y	A y-bit string formed by y copies of the single-bit value x
b#n	A constant value <i>n</i> in base <i>b</i> . For instance $10\#100$ represents the decimal value 100, $2\#100$ represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the "b#" prefix is omitted, the default base is 10.
0bn	A constant value <i>n</i> in base 2. For instance 0b100 represents the binary value 100 (decimal 4).
0xn	A constant value <i>n</i> in base 16. For instance $0x100$ represents the hexadecimal value 100 (decimal 256).
X_{VZ}	Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z, this expression is an empty (zero length) bit string.
$+,-$	2's complement or floating point arithmetic: addition, subtraction

Table 1.1 Symbols Used in Instruction Operation Statements

Symbol	Meaning
$^*, \infty$	2's complement or floating point multiplication (both used for either)
div	2's complement integer division
mod	2's complement modulo
$\sqrt{2}$	Floating point division
$\,<\,$	2's complement less-than comparison
$\,>$	2's complement greater-than comparison
\leq	2's complement less-than or equal comparison
\geq	2's complement greater-than or equal comparison
nor	Bitwise logical NOR
xor	Bitwise logical XOR
and	Bitwise logical AND
or	Bitwise logical OR
not	Bitwise inversion
&&	Logical (non-Bitwise) AND
<<	Logical Shift left (shift in zeros at right-hand-side)
>	Logical Shift right (shift in zeros at left-hand-side)
GPRLEN	The length in bits (32 or 64) of the CPU general-purpose registers
GPR[x]	CPU general-purpose register x . The content of $GPR[0]$ is always zero. In Release 2 of the Architecture, GPR[x] is a short-hand notation for SGPR[SRSCt l_{CSS} , x].
SGPR[s, x]	In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose regis- ters may be implemented. SGPR[s, x] refers to GPR set s, register x.
FPR[x]	Floating Point operand register x
FCC[CC]	Floating Point condition code CC. $FCC[0]$ has the same value as $COC[1]$.
FPR[x]	Floating Point (Coprocessor unit 1), general register x
CPR[z,x,s]	Coprocessor unit z , general register x , select s
CP2CPR[x]	Coprocessor unit 2, general register x
CCR[z, x]	Coprocessor unit z , control register x
CP2CCR[x]	Coprocessor unit 2, control register x
COC[z]	Coprocessor unit ζ condition signal
Xlat[x]	Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number
BigEndianMem	Endian mode as configured at chip reset (0 \rightarrow Little-Endian, 1 \rightarrow Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endi- anness of Kernel and Supervisor mode execution.
BigEndianCPU	The endianness for load and store instructions ($0 \rightarrow$ Little-Endian, $1 \rightarrow$ Big-Endian). In User mode, this endianness may be switched by setting the RE bit in the Status register. Thus, BigEndianCPU may be com- puted as (BigEndianMem XOR ReverseEndian).
ReverseEndian	Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as $(SR_{RE}$ and User mode).

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

Symbol	Meaning
FP32RegistersMode	Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and option- ally in MIPS32 Release2 and MIPSr3) the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR.
	In MIPS32 Release 1 implementations, FP32RegistersMode is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case FP32RegisterMode is computed from the FR bit in the Status register. If this bit is a 0, the pro- cessor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of FP32RegistersMode is computed from the FR bit in the Status register.
InstructionInBranchDe- laySlot	Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <i>dynamic</i> state of the instruction, not the <i>static</i> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.
SignalException(excep- tion, argument)	Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: http://www mips.com

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

Chapter 2

Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

[Figure 2.1](#page-18-0) shows an example instruction. Following the figure are descriptions of the fields listed below:

- ["Instruction Fields" on page 19](#page-18-1)
- ["Instruction Descriptive Name and Mnemonic" on page 20](#page-19-0)
- ["Format Field" on page 20](#page-19-1)
- ["Purpose Field" on page 21](#page-20-0)
- ["Description Field" on page 21](#page-20-1)
- ["Restrictions Field" on page 21](#page-20-2)
- ["Operation Field" on page 22](#page-21-0)
- ["Exceptions Field" on page 22](#page-21-1)
- ["Programming Notes and Implementation Notes Fields" on page 23](#page-22-0)

Figure 2.1 Example of Instruction Description

Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in [Figure 2.2](#page-19-2)). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in [Figure](#page-19-2) [2.2](#page-19-2)).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in [Figure 2.2\)](#page-19-2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

31	26 25	21 20	16 15	11 10	65
SPECIAL 000000	rs	rt	rd	00000	ADD 100000
		Ð			

Figure 2.2 Example of Instruction Fields

2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in [Figure](#page-19-3) [2.3](#page-19-3).

Figure 2.3 Example of Instruction Descriptive Name and Mnemonic

2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see C.cond fmt). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example "MIPS32" is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD fmt instruction lists both ADD.S and ADD.D.

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

Figure 2.5 Example of Instruction Purpose

Purpose: Add Word

To add 32-bit integers. If an overflow occurs, then trap.

2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

Figure 2.6 Example of Instruction Description

 $Description: $GPL[d] \leftarrow GPR[rs] + GPR[rt]$$

The 32-bit word value in GPR *rt* is added to the 32-bit value in GPR *rs* to produce a 32-bit result.

- If the addition results in 32-bit 2's complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.
- If the addition does not overflow, the 32-bit result is placed into GPR *rd*.

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. "GPR *rt*" is CPU general-purpose register specified by the instruction field *rt*. "FPR *fs*" is the floating point operand register specified by the instruction field *fs*. "CP1 register *fd*" is the coprocessor 1 general register specified by the instruction field *fd*. "*FCSR*" is the floating point *Control / Status* register.

2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see ALNV.PS)
- Valid operand formats (for example, see floating point ADD.fmt)
- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

Figure 2.8 Example of Instruction Operation

Operation:

```
temp \leftarrow (GPR[rs]<sub>31</sub>||GPR[rs]<sub>31..0</sub>) + (GPR[rt]<sub>31</sub>||GPR[rt]<sub>31..0</sub>)
if temp<sub>32</sub> \neq temp<sub>31</sub> then
     SignalException(IntegerOverflow)
else
     GPR[rd] \leftarrow tempendif
```
See [2.2 "Operation Section Notation and Functions" on page 23](#page-22-1) for more information on the formal notation used here.

2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.

2.1.9 Programming Notes and Implementation Notes Fields

The *Notes* sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

Figure 2.10 Example of Instruction Programming Notes

Programming Notes:

ADDU performs the same arithmetic operation but does not trap on overflow.

2.2 Operation Section Notation and Functions

In an instruction description, the *Operation* section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- ["Instruction Execution Ordering" on page 23](#page-22-2)
- ["Pseudocode Functions" on page 23](#page-22-3)

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the *Operations* section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- ["Coprocessor General Register Access Functions" on page 23](#page-22-4)
- ["Memory Operation Functions" on page 25](#page-24-0)
- ["Floating Point Functions" on page 28](#page-27-0)
- ["Miscellaneous Functions" on page 31](#page-30-0)

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.

COP_LW

The COP_LW function defines the action taken by coprocessor z when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register *rt*.

Figure 2.11 COP_LW Pseudocode Function

```
COP_LW (z, rt, memword)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memword: A 32-bit word value supplied to the coprocessor
   /* Coprocessor-dependent action */
endfunction COP_LW
```
COP_LD

The COP_LD function defines the action taken by coprocessor z when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register *rt*.

Figure 2.12 COP_LD Pseudocode Function

```
COP LD (z, rt, memdouble)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memdouble: 64-bit doubleword value supplied to the coprocessor.
   /* Coprocessor-dependent action */
endfunction COP_LD
```
COP_SW

The COP_SW function defines the action taken by coprocessor *z* to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register *rt*.

Figure 2.13 COP_SW Pseudocode Function

```
dataword \leftarrow COP SW (z, rt)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   dataword: 32-bit word value
   /* Coprocessor-dependent action */
```
endfunction COP_SW

COP_SD

The COP_SD function defines the action taken by coprocessor *z* to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the loworder doubleword in coprocessor general register *rt*.

Figure 2.14 COP_SD Pseudocode Function

```
datadouble \leftarrow COP SD (z, rt)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   datadouble: 64-bit doubleword value
   /* Coprocessor-dependent action */
endfunction COP_SD
```
CoprocessorOperation

The CoprocessorOperation function performs the specified Coprocessor operation.

Figure 2.15 CoprocessorOperation Pseudocode Function

CoprocessorOperation (z, cop_fun)

```
/* z: Coprocessor unit number */
   /* cop_fun: Coprocessor function from function field of instruction */
   /* Transmit the cop_fun value to coprocessor z */
endfunction CoprocessorOperation
```
2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the *Operation* pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the *Access-Length* field. The valid constant names and values are shown in [Table 2.1](#page-26-0). The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the *AccessLength* and the two or three low-order bits of the address.

AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address *vAddr*, and whether the reference is to Instructions or Data (*IorD*), find the corresponding physical address (*pAddr*) and the cacheability and coherency attribute (*CCA*) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and *CCA* are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

Figure 2.16 AddressTranslation Pseudocode Function

```
(pAddr, CCA)  AddressTranslation (vAddr, IorD, LorS)
   /* pAddr: physical address */
   /* CCA: Cacheability&Coherency Attribute,the method used to access caches*/
```

```
/* and memory and resolve the reference */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */
/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */
```
endfunction AddressTranslation

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (*CCA*) and the access (*IorD*) to find the contents of *AccessLength* memory bytes, starting at physical location *pAddr*. The data is returned in a fixed-width naturally aligned memory element (*MemElem*). The low-order 2 (or 3) bits of the address and the *AccessLength* indicate which of the bytes within *MemElem* need to be passed to the processor. If the memory access type of the reference is *uncached*, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is *cached* but the data is not present in cache, an implementation-specific *size* and *alignment* block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

```
MemElem \leftarrow LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)
   /* MemElem: Data is returned in a fixed width with a natural alignment. The */
   /* width is the same size as the CPU general-purpose register, */
   /* 32 or 64 bits, aligned on a 32- or 64-bit boundary, */
   /* respectively. */
   /* CCA: Cacheability&CoherencyAttribute=method used to access caches */
               and memory and resolve the reference *//* AccessLength: Length, in bytes, of access */
   /* pAddr: physical address */
   /* vAddr: virtual address */
   /* IorD: Indicates whether access is for Instructions or Data */
```
endfunction LoadMemory

StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location *pAddr* using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (*CCA*). The *MemElem* contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of *pAddr* and the *AccessLength* field indicate which of the bytes within the *MemElem* data should be stored; only these bytes in memory will actually be changed.

Figure 2.18 StoreMemory Pseudocode Function

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)

```
/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. *//* AccessLength: Length, in bytes, of access */
/* MemElem: Data in the width and alignment of a memory element. */
           The width is the same size as the CPU general *//* purpose register, either 4 or 8 bytes, */
/* aligned on a 4- or 8-byte boundary. For a */ 
/* partial-memory-element store, only the bytes that will be*/
/* stored must be valid.*/
/* pAddr: physical address */
           /* vAddr: virtual address */
```

```
endfunction StoreMemory
```
Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Figure 2.19 Prefetch Pseudocode Function

```
Prefetch (CCA, pAddr, vAddr, DATA, hint)
```

```
/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */
```

```
endfunction Prefetch
```
[Table 2.1](#page-26-0) lists the data access lengths and their labels for loads and stores.

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.

This action makes the effects of the synchronizable loads and stores indicated by *stype* occur in the same order for all processors.

Figure 2.20 SyncOperation Pseudocode Function

SyncOperation(stype)

/* *stype*: Type of load/store ordering to perform. */

```
/* Perform implementation-dependent operation to complete the */
```
/* required synchronization operation */

endfunction SyncOperation

2.2.2.3 Floating Point Functions

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

Figure 2.21 ValueFPR Pseudocode Function

```
value \leftarrow ValueFPR(fpr, fmt)
   /* value: The formattted value from the FPR */
   /* fpr: The FPR number *//* fmt: The format of the data, one of: *//* S, D, W, L, PS, */<br>/* OB, OH, */
             /* OB, QH, */
   /* UNINTERPRETED_WORD, */
   /* UNINTERPRETED_DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype *//* is not known as, for example, in SWC1 and SDC1 */
   case fmt of
      S, W, UNINTERPRETED WORD:
          value FPR [fpr]
      D, UNINTERPRETED_DOUBLEWORD:
          if (FP32RegistersMode = 0)if (fpr<sub>0</sub> \neq 0) then
                  valueFPR  UNPREDICTABLE
              else
                 valueFPR \leftarrow FPR[fpr+1]<sub>31..0</sub> || FPR[fpr]<sub>31..0</sub>
              endif
          else
              value FPR [fpr]
          endif
      L, PS:
          if (FP32RegistersMode = 0) thenvalueFPR  UNPREDICTABLE
```

```
else
        value FPR [fpr]
      endif
  DEFAULT:
      valueFPR  UNPREDICTABLE
endcase
```
endfunction ValueFPR

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

StoreFPR

Figure 2.22 StoreFPR Pseudocode Function

```
StoreFPR (fpr, fmt, value)
      /* fpr: The FPR number *//* fmt: The format of the data, one of: */<br>
\frac{1}{1} \frac{1}{1}/* S, D, W, L, PS, */
      /* OB, QH, *//* UNINTERPRETED_WORD, */
                     /* UNINTERPRETED_DOUBLEWORD */
     /* value: The formattted value to be stored into the FPR */
      /* The UNINTERPRETED values are used to indicate that the datatype *//* is not known as, for example, in LWC1 and LDC1 */
     case fmt of
            S, W, UNINTERPRETED_WORD:
                 FPR[fpr] \leftarrow valueD, UNINTERPRETED_DOUBLEWORD:
                  if (FP32<sup>Registers</sup>Mode = 0)if (fpr_0 \neq 0) then
                              UNPREDICTABLE
                        else
                              FPR[fpr] \leftarrow UNPREDICTABLE<sup>32</sup> || value<sub>31.0</sub>
                              FPR[fpr+1] \leftarrow \textbf{UNPREDICTABLE}^{32} \parallel \text{value}_{63..32}endif
                  else
                        FPR[fpr] \leftarrow valueendif
            L, PS:
                  if (FP32<sup>2</sup> <math>Reg1<sup>2</sup> <sup>2</sup> <sup>2</UNPREDICTABLE
                  else
                        FPR[fpr] \leftarrow valueendif
```

```
endcase
```
endfunction StoreFPR

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

CheckFPException

Figure 2.23 CheckFPException Pseudocode Function

CheckFPException()

```
/* A floating point exception is signaled if the E bit of the Cause field is a 1 *//* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 * /if ( (FCSR_{17}=1) or
          ((FCSR<sub>16..12</sub> and FCSR<sub>11..7</sub>) \neq 0)) ) then
      SignalException(FloatingPointException)
   endif
```
endfunction CheckFPException

FPConditionCode

The FPConditionCode function returns the value of a specific floating point condition code.

Figure 2.24 FPConditionCode Pseudocode Function

```
tf \leftarrow FPConditionCode(cc)
```

```
/* tf: The value of the specified condition code *//* cc: The Condition code number in the range 0.7 */
if cc = 0 then
   FPConditionCode \leftarrow FCSR_{23}else
   FPConditionCode \leftarrow FCSR_{24+cc}endif
```
endfunction FPConditionCode

SetFPConditionCode

The SetFPConditionCode function writes a new value to a specific floating point condition code.

Figure 2.25 SetFPConditionCode Pseudocode Function

```
SetFPConditionCode(cc, tf)
   if cc = 0 then
        FCSR \leftarrow FCSR_{31...24} || tf || FCSR_{22...0}else
        FCSR \leftarrow FCSR_{31..25+cc} || tf || FCSR_{23+cc..0}endif
endfunction SetFPConditionCode
```
2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

SignalException

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.26 SignalException Pseudocode Function

```
SignalException(Exception, argument)
   /* Exception: The exception condition that exists. */
   /* argument: A exception-dependent argument, if any */
```
endfunction SignalException

SignalDebugBreakpointException

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.27 SignalDebugBreakpointException Pseudocode Function

SignalDebugBreakpointException()

endfunction SignalDebugBreakpointException

SignalDebugModeBreakpointException

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function

SignalDebugModeBreakpointException()

endfunction SignalDebugModeBreakpointException

NullifyCurrentInstruction

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.

Figure 2.29 NullifyCurrentInstruction PseudoCode Function

```
NullifyCurrentInstruction()
```

```
endfunction NullifyCurrentInstruction
```
JumpDelaySlot

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at *vAddr* is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

Figure 2.30 JumpDelaySlot Pseudocode Function

```
JumpDelaySlot(vAddr)
```

```
/* vAddr:Virtual address */
```
endfunction JumpDelaySlot

PolyMult

The PolyMult function multiplies two binary polynomial coefficients.

Figure 2.31 PolyMult Pseudocode Function

```
PolyMult(x, y)
    temp \leftarrow 0for i in 0 .. 31
        if x_i = 1 then
            temp \leftarrow temp xor (y_{(31-i),0} \mid 0^i)endif
    endfor
    PolyMult \leftarrow temp
endfunction PolyMult
```
2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields *op* and *function* can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, *op=*COP1 and *function=*ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as *fs, ft, immediate*, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, $rs = base$ in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See ["Op and Function Subfield Notation" on page 32](#page-31-0) for a description of the *op* and *function* subfields.

Chapter 3

The MIPS32® SIMD Architecture

The MIPS® SIMD Architecture (MSA) module adds new instructions to the industry-standard MIPS Release 5 ("R5") architecture that allow efficient parallel processing of vector operations. This functionality is of growing importance across a range of consumer electronics and enterprise applications.

In consumer electronics, while dedicated, non-programmable hardware aids the CPU and GPU by handling heavy-duty multimedia codecs, there is a recognized trend toward adding a software-programmable solution in the CPU to handle emerging applications or a small number of functions not covered by the dedicated hardware. In this way, SIMD can provide increased system flexibility, and the MSA is ideal for these applications.

However, the MSA is not just another multimedia SIMD extension. Rather than focusing on narrowly defined instructions that must have optimized code written manually in assembly language in order to be utilized, the MSA is designed to accelerate compute-intensive applications in conjunction with leveraging generic compiler support.

A wide range of applications – including data mining, feature extraction in video, image and video processing, human-computer interaction, and others – have some built-in data parallelism that lends itself well to SIMD. These compute-intensive software packages will not be written in assembly for any specific architecture, but rather in high-level languages using operations on vector data types.

The MSA module was implemented with strict adherence to RISC (Reduced Instruction Set Computer) design principles. From the beginning, MIPS architects designed the MSA with a carefully selected, simple SIMD instruction set that is not only programmer- and compiler-friendly, but also hardware-efficient in terms of speed, area, and power consumption. The simple instructions are also easy to support within high-level languages, enabling fast and simple development of new code, as well as leverage of existing code.

This chapter describes the purpose and key features of the MIPS32® SIMD Architecture (MSA).

3.1 Overview

The MSA complements the well-established MIPS architecture with a set of more than 150 new instructions operating on 32 vector registers of 8-, 16-, 32-, and 64-bit integer, 16-and 32-bit fixed- point, or 32- and 64-bit floating-point data elements. In the current release, MSA implements 128-bit wide vector registers shared with the 64-bit wide floating-point unit (FPU) registers.

In multi-threaded implementations, MSA allows for fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed, up to the full 32 vector registers set defined by the architecture. When the hardware runs out of physical vector registers, the OS re-schedules the running threads or processes to accommodate the pending requests. The actual mapping of the physical vector registers to the hardware thread contexts is managed by the hardware.

The MSA floating-point implementation is compliant with the IEEE Standard for Floating-Point Arithmetic 754TM-2008. All standard operations are provided for 32-bit and 64-bit floating-point data. 16-bit floating-point storage format is supported through conversion instructions to/from 32-bit floating-point data. In the case of a float-

ing-point exception, each faulting vector element is precisely identified without the need for software emulation for all vector elements.

For compare and branch, MSA uses no global condition flags: compare instructions write the results per vector element as all zero or all one bit values. Branch instructions test for zero or not zero element(s) or vector value.

MSA is built on the same principles pioneered by MIPS and its earlier MDMX (MIPS Digital Media eXtension): a simple, yet very efficient instruction set. The opcodes allocated to MDMX are reused for MSA, which means that MDMX is deprecated at the time of the release of MSA.

MSA requires a compliant implementation of the MIPS32 Architecture, Release 5 or later.

3.2 MSA Software Detection

The presence of MSA implementation is indicated by the *Config3* MSAP bit (CP0 Register 16, Select 3, bit 28) as shown in [Figure 3-1.](#page-34-0) MSAP bit is fixed by the hardware implementation and is read-only for the software. The software may determine if the MSA is implemented by checking if the MSAP bit is set. Any attempt to execute MSA instructions must cause a Reserved Instruction Exception if the MSAP bit is not set.

Figure 3-1 Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit

Config5 MSAEn bit (CP0 Register 16, Select 5, bit 27), shown in [Figure 3-2](#page-34-1), is used to enable the MSA instructions. Executing a MSA instruction when MSAEn bit is not set causes a MSA Disabled Exception, see [Section](#page-49-0) [3.5.1 "Handling the MSA Disabled Exception".](#page-49-0) The reset state of the MSAEn bit is zero.

Figure 3-2 Config5 (CP0 Register 16, Select 5) MSA Enable Bit

3.3 MSA Vector Registers

The MSA operates on 32 128-bit wide vector registers. If both MSA and the scalar floating-point unit (FPU) are present, the 128-bit MSA vector registers extend and share the 64-bit FPU registers. MSA and FPU can not be both present, unless the FPU has 64-bit floating-point registers.

MSA vector register have four data formats: byte (8-bit), halfword (16-bit), word (32-bit), doubleword (64-bit). Corresponding to the associated data format, a vector register consists of a number of elements indexed from 0 to n,

where the least significant bit of the $0th$ element is the vector register bit 0 and the most significant bit of the nth element is the vector register bit 127.

When both FPU and MSA are present, the floating-point registers are mapped on the corresponding MSA vector registers as the $0th$ elements.

3.3.1 Registers Layout

[Figure 3-3](#page-35-0) through [Figure 3-6](#page-35-1) show the vector register layout for elements of all four data formats where [n] refers to the nth vector element and MSB and LSB stand for the element's Most Significant and Least Significant Byte.

Figure 3-3 MSA Vector Register Byte Elements

Figure 3-4 MSA Vector Register Halfword Elements

Figure 3-5 MSA Vector Register Word Elements

Figure 3-6 MSA Vector Register Doubleword Elements

The vector register layout for slide instructions SLD and SLDI is a 2-dimensional byte array, with as many rows as bytes in the integer data format. For byte data format, the 1-row array is reduced to the vector shown in [Figure 3-3](#page-35-0). For halfword, the byte array has 2 rows [\(Figure 3-7\)](#page-36-0), there are 4 rows for word [\(Figure 3-8\)](#page-36-2), and 8 rows ([Figure 3-9\)](#page-36-1) for doubleword data format.

Figure 3-7 MSA Vector Register as 2-Row Byte Array

Figure 3-8 MSA Vector Register as 4-Row Byte Array

Figure 3-9 MSA Vector Register as 8-Row Byte Array

MSA vectors are stored in memory starting from the 0th element at the lowest byte address. The byte order of each element follows the big- or little-endian convention as indicated by the BE bit in the CP0 *Config* register (CP0 Regis-ter 16, Select 0, bit 15). For example, [Table 3.1](#page-37-0) shows the memory representation for a MSA vector consisting of word elements in both big- and little-endian mode.

	Word Vector Element	Little-Endian Byte Address Offset	Big-Endian Byte Address Offset				
	Byte $[0]$ / LSB	$\mathbf{0}$	3				
Word	Byte [1]	1	$\overline{2}$				
[0]	Byte [2]	$\overline{2}$	$\mathbf{1}$				
	Byte [3] / MSB	$\overline{3}$	$\boldsymbol{0}$				
	Byte [0] / LSB	$\overline{4}$	$\overline{7}$				
Word	Byte [1]	5	6				
$[1]$	Byte [2]	6	5				
	Byte [3] / MSB	$\overline{7}$	$\overline{4}$				
	Byte [0] / LSB	8	11				
Word	Byte [1]	9	10				
$[2]$	Byte [2]	10	9				
	Byte [3] / MSB	11	8				
	Byte [0] / LSB	12	15				
Word	Byte [1]	13	14				
$[3]$	Byte [2]	14	13				
	Byte [3] / MSB	15	12				

Table 3.1 Word Vector Memory Representation

3.3.2 Floating-Point Registers Mapping

The scalar floating-point unit (FPU) registers are mapped on the MSA vector registers. To facilitate register data sharing between scalar floating-point instructions and vector instructions, the FPU is required to use 64-bit floating-point registers operating in 64-bit mode. More specifically:

- If MSA and FPU are both present, then the FPU must implement 64-bit floating point registers, i.e. bits *Config3_{MSAP}* and *FIR_{F64}* (CP1 Control Register 0, bit 22) are set.
- If MSA and FPU are both present, then the FPU must be compliant with the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the read-only bits $FCSR_{MAN2008}$ and $FCSR_{ABS2008}$ (CP1 Control Register 31, bits 18 and 19) are set.
- MSA instructions are not enabled while the FPU (Coprocessor 1) is usable and operates in 32-bit mode. i.e. bit *Status_{CU1}* (CP Register 12, Select 0, bit 29) is set and bit *Status_{FR}* (CP Register 12, Select 0, bit 26) is not set. Any attempt to execute MSA instructions with *Status_{CU1}* set and *Status_{FR}* clear will generate the Reserved Instruction exception.

When $Status_{FR}$ is set, the read and write operations for the FPU/MSA mapped floating-point registers are defined as follows:

- A read operation from the floating-point register *r*, where $r = 0, \ldots, 31$, returns the value of the element with index 0 in the vector register *r*. The element's format is word for 32-bit (single precision floating-point) read or double for 64-bit (double precision floating-point) read.
- A 32-bit read operation from the high part of the floating-point register *r*, where $r = 0, \ldots, 31$, returns the value of the word element with index 1 in the vector register *r*.
- A write operation of value *V* to the floating-point register *r*, where $r = 0, \ldots, 31$, writes *V* to the element with index 0 in the vector register *r* and all remaining elements are **UNPREDICTABLE**. [Figure 3-10](#page-38-0) and [Figure 3-11](#page-38-1) show the vector register *r* after writing a 32-bit (single precision floating-point) and a 64-bit (double precision floating-point) value *V* to the floating-point register *r*.
- A 32-bit write operation of value *V* to the high part of the floating-point register *r*, where $r = 0, \ldots, 31$, writes *V* to the word element with index 1 in the vector register *r,* **preserves** word element 0, and all remaining elements are **UNPREDICTABLE**. [Figure 3-12](#page-38-2) shows the vector register r after writing a 32-bit value V to the floating-point register *r*.

Changing the *Status_{FR}* value renders all floating-point and vector registers **UNPREDICTABLE.**

Figure 3-10 FPU Word Write Effect on the MSA Vector Register (Status_{FR} set)

Figure 3-11 FPU Doubleword Write Effect on the MSA Vector Register (Status_{FR} set)

Figure 3-12 FPU High Word Write Effect on the MSA Vector Register (Status_{FR} set)

3.4 MSA Control Registers

The control registers are used to record and manage the MSA state and resources. Two dedicated instructions are provided for this purpose: CFCMSA (Copy From Control MSA register) and CTCMSA (Copy To Control MSA register). The only information residing outside the MSA control registers is the implementation bit *Config3_{MSAP}* and the

enable bit *Config5_{MSAEn}* discussed in [Section 3.2 "MSA Software Detection"](#page-34-0).

There are 8 MSA control registers. See [Table 3.2](#page-39-0) for a summary and the following sections for the complete description.

			Access Mode		
Name	Index	$MSAIR_{WRP} = 1$	$MSAIR_{WRP} = 0$	Read/Write	Description
MSAIR	Ω		User mode accessible, not privileged	Read Only	Implementation
MSACSR	1		User mode accessible, not privileged	Read/Write	Control and status
MSAAccess	$\overline{2}$	Privileged	Reserved	Read Only	Available vector registers mask
MSASave	3	Privileged	Reserved	Read/Write	Saved vector registers mask
MSAModify	4	Privileged	Reserved	Read/Write	Modified (written) vector registers mask
MSAR equest	5	Privileged	Reserved	Read Only	Requested vector registers mask
MSAMap	6	Privileged	Reserved	Read/Write	Mapping vector register index
MSAUnmap	7	Privileged	Reserved	Read/Write	Unmapping vector register index

Table 3.2 MSA Control Registers

3.4.1 MSA Implementation Register (MSAIR, MSA Control Register 0)

Compliance Level: *Required* if MSA is implemented **Access Mode:** *Not privileged*, user mode accessible

The MSA Implementation Register (*MSAIR*) is a 32-bit read-only register that contains information specifying the identification of MSA. [Figure 3-13](#page-39-1) shows the format of the *MSAIR*; [Figure 3-14](#page-40-0) describes the *MSAIR* fields.

The software can read the *MSAIR* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, all thread contexts share one *MSAIR* register instance.

Figure 3-13 MSAIR Register Format

Figure 3-14 MSAIR Register Field Descriptions

3.4.2 MSA Control and Status Register (MSACSR, MSA Control Register 1)

Compliance Level: *Required* if MSA is implemented **Access Mode:** *Not privileged*, user mode accessible

The MSA Control and Status Register (*MSACSR*) is a 32-bit read/write register that controls the operation of the MSA unit. [Figure 3-15](#page-40-1) shows the format of the *MSACSR*; [Figure 3-16](#page-41-0) describes the *MSACSR* fields.

The software can read and write the *MSACSR* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSACSR* register instance.

Floating Point Control and Status Register (*FCSR*, CP1 Control Register 31) and MSA Control and Status Register (*MSACSR*) are closely related in their purpose. However, each serves a different functional unit and can exist independently of the other.

Figure 3-15 MSACSR Register Format

Figure 3-16 MSACSR Register Field Descriptions

Table 3.3 Cause, Enable, and Flag Bit Definitions

Table 3.3 Cause, Enable, and Flag Bit Definitions

Table 3.4 Rounding Modes Definitions

RM Field Encoding	Meaning
$\mathbf{0}$	Round to nearest / ties to even. Rounds the result to the nearest representable value. When two representable values are equally near, the result is rounded to the value whose least significant bit is zero (that is, even)
	Round toward zero. Rounds the result to the value closest to but not greater in magnitude than the result.
2	Round towards positive / plus infinity. Rounds the result to the value closest to but not less than the result.
3	Round towards negative / minus infinity. Rounds the result to the value closest to but not greater than the result.

3.4.3 MSA Access Register (MSAAccess, MSA Control Register 2)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIRWRP* set)*,* otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Access register (*MSAAccess*) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers W0, …, W31 are available to the software. [Figure 3-17](#page-45-0) shows the format of the *MSAAccess*. Vector register Wn, where $n = 0, ..., 31$, is available and can be used only if $MSAAccess_{Wn}$ bit is set. The reset state of the MSA Access register is zero.

The software can read the *MSAAccess* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own *MSAAccess* register instance.

To get access to vector register W_n , $n = 0, \ldots, 31$, the software writes *n* to *MSAMap*. W*n* is mapped to an available physical register and *MSAAccessWn* is set. To free up an already mapped vector register W*n*, the software writes *n* to *MSAUnmap*. Wn is unmapped and *MSAAccess_{Wn}* cleared.

The total number of vector registers mapped at any time can not exceed the number of physical registers implemented.

Figure 3-17 MSAAccess Register Format

3.4.4 MSA Save Register (MSASave, MSA Control Register 3)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR_{WRP}* set)*,* otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Save register (*MSASave*) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers W0, …, W31 have not been saved after a software context switch. [Figure 3-18](#page-45-1) shows the format of the *MSASave.* The reset state of the MSA Save register is zero.

The software can read and write the *MSASave* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSASave* register instance.

If both bit *MSAAccess_{Wn}* and bit *MSASave_{Wn}* are set, where $n = 0, ..., 31$, then register Wn has to be saved on behalf of the previous software context and restored with the value corresponding to the current context.

Figure 3-18 MSASave Register Format

3.4.5 MSA Modify Register (MSAModify, MSA Control Register 4)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIRWRP* set)*,* otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Modify register (*MSAModify*) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers W0, …, W31 have been modified (written). [Figure 3-13](#page-39-1) shows the format of the *MSAModify*. The reset state of the MSA Modify register is zero.

The software can read and write the *MSAModify* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAModify* register instance.

MSAModify is updated by the hardware when the execution of each MSA or FPU instruction completes. The update is a logical or operation, i.e. hardware updates never clear any bits in *MSAModify* register.

If bit *MSAModify_{Wn}* is set, where $n = 0, \ldots 31$, then the software has been granted access to and has modified register W*n* since the last time the software cleared bit *n*.

Figure 3-19 MSAModify Register Format

3.4.6 MSA Request Register (MSARequest, MSA Control Register 5)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIR_{WRP}* set)*,* otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Request register (*MSARequest*) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers W0, …, W31 the current MSA or FPU instruction has requested access to but are not yet available, i.e. *MSAAcces_{Wn}* is clear, or are not yet saved, i.e. *MSASave_{Wn}* is set. [Figure 3-13](#page-39-1) shows the format of the *MSARequest*. The reset state of the MSA Request register is zero.

The software can read the *MSARequest* using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own *MSARequest* register instance.

MSARequest is set by the hardware for each MSA or FPU instruction with all vector registers the instruction will access in either read or write mode. *MSARequest* is always cleared before setting the bits for the current MSA or FPU instruction.

Figure 3-20 MSARequest Register Format

3.4.7 MSA Map Register (MSAMap, MSA Control Register 6)

Compliance Level: *Required* for vector registers partitioning (i.e. *MSAIRWRP* set)*,* otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Map register (*MSAMap*) is a 32-bit read/write register specifying a vector register to be mapped. [Figure](#page-47-0) [3-21](#page-47-0) shows the format of the *MSAMap*. [Figure 3-22](#page-47-1) describes the *MSAMap* fields.

The software can read and write the *MSAMap* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAMap* register instance.

When value $n, n = 0, \ldots, 31$, is written to *MSAMap*, the hardware is instructed to map vector register W_n to one of the available physical registers. The successful mapping is confirmed by setting *MSAAccess_{Wn}*.

The total number of vector registers mapped at any time can not exceed the number of physical registers implemented.

Figure 3-21 MSAMap Register Format

Figure 3-22 MSAMap Register Field Descriptions

3.4.8 MSA Unmap Register (MSAUnmap, MSA Control Register 7)

Compliance Level: *Required* for vector registers partitioning (i.e. MSAIR_{WRP} set), otherwise *Reserved* **Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Unmap register (*MSAUnmap*) is a 32-bit read/write register specifying a vector register to be unmapped. [Figure 3-23](#page-47-2) shows the format of the *MSAUnmap*. [Figure 3-24](#page-48-0) describes the *MSAUnmap* fields.

The software can read and write the *MSAUnmap* using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own *MSAUnmap* register instance.

When value *n*, $n = 0, \ldots, 31$, is written to *MSAUnmap*, the hardware is instructed to unmap vector register W*n*. The unmapping is confirmed by clearing *MSAAccess_{M/n}*.

Figure 3-23 MSAUnmap Register Format

Figure 3-24 MSAUnmap Register Field Descriptions

3.5 Exceptions

MSA instructions can generate the following exceptions (see [Table 3.5](#page-49-1)):

- *Reserved Instruction*, if bit *Config3MSAP* (CP0 Register 16, Select 3, bit 28) is not set, or if the usable FPU operates in 32-bit mode, i.e. bit *Status_{CU1}* (CP Register 12, Select 0, bit 29) is set and bit *Status_{FR}* (CP Register 12, Select 0, bit 26) is not set. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x0a.
- *Coprocessor Unusable*, if CFCMSA or CTCMSA instructions attempt to read or write privileged MSA control registers without Coprocessor 0 access enabled. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x0b and CE field set to 0 to indicate Coprocessor 0.
- *MSA Disabled*, if bit *Config5_{MSAEn}* (CP0 Register 16, Select 5, bit 27) is not set or, when vector registers partitioning is enabled (i.e. *MSAIR_{WRP}* set), if any MSA vector register accessed by the instruction is either not available or needs to be saved/restored due to a software context switch. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x15.
- *MSA Floating Point*, a data dependent exception signaled by the MSA floating point instruction. This exception uses the common exception vector with ExcCode field in *Cause* CP0 register set to 0x0e. The exact reason for taking this exception is in the *Cause* bits of the MSA Control and Status Register *MSACSR*.

All MSA reserved opcodes in [Table 3.18](#page-64-0) are considered to be part of the MIPS SIMD Architecture on cores imple-menting MSA. These opcodes will generate the following exceptions (see [Table 3.5](#page-49-1)):

- *MSA Disabled*, if MSA instructions are not enabled.
- *Reserved Instruction*, if MSA instructions are enabled.

The conditions under which the MSA instructions are enabled are documented in [Section 3.2 "MSA Software](#page-34-0) [Detection"](#page-34-0) and [Section 3.3.2 "Floating-Point Registers Mapping"](#page-37-1).

Table 3.5 MSA Exception Code (ExcCode) Values

3.5.1 Handling the MSA Disabled Exception

The exact reason for taking a MSA Disabled Exception can be determined by checking the *Config5_{MSAEn}* bit. No MSA instruction can be executed if this bit is not set. By setting *Config5_{MSAEn}*, the OS knows the current software context uses MSA resources and therefore it will save/restore MSA registers on context switch.

If the vector registers partitioning is implemented (i.e. *MSAIR_{WRP}* is set), the MSA Disabled Exception could be signaled even if *Config5_{MSAEn}* bit is set. In this instance, the exception is caused by some vector registers not being ready (either not available or in need to be saved/restored) for the current software context. The OS can map or save/restore these vector registers by examining *MSARequest*, *MSAAccess*, and *MSASave*.

See [Appendix A, "Vector Registers Partitioning"](#page-319-0) for an example of handling the MSA Disabled Exception when vector registers partitioning is implemented.

3.5.2 Handling the MSA Floating Point Exception

In normal operation mode, floating point exceptions are signaled if at least one vector element causes an exception enabled by the *MSACSR* Enable bitfield. There is no precise indication in this case on which elements are at fault and the corresponding exception causes. The exception handling routine should set the *MSACSR* non-trapping exception mode bit NX and re-execute the MSA floating point instruction. All elements which would normally signal an exception according to the *MSACSR* Enable bitfield are set to signaling NaN values, where the least significant 6 bits have the same format as the *MSACSR* Cause field (see [Figure 3-25,](#page-49-2) [Table 3.3](#page-43-0)) to record the specific exception or exceptions detected for that element. The other elements will be set to the calculated results based on their operands.

Figure 3-25 Output Format for Faulting Elements when NX is set

When the non-trapping exception mode bit NX is set, no floating point exception will be taken, not even the always enabled Unimplemented Operation Exception. Note that by setting the NX bit, the *MSACSR* Enable bitfield is not changed and is still used to generate the appropriate default results. Regardless of the NX value, if a floating point exception is not enabled, i.e. the corresponding *MSACSR* Enable bit is 0, the floating point result is a default value as shown in [Table 3.6](#page-50-0).

The pseudocode in [Figure 3.26](#page-51-1) shows the process of updating the *MSACSR* Cause bits and setting the destination's value. This process is invoked element-by-element for all elements the instruction operates on. It is assumed *MSACSR* Cause bits are all cleared before executing the instruction. The *MSACSR* Flags bits are updated after all the elements have been processed and *MSACSR* Cause contains no enabled exceptions. If there are enabled exceptions in *MSACSR* Cause, a MSA floating-point exception will be signaled and the *MSACSR* Flags are not updated. The pseudocode in [Figure 3.27](#page-52-0) describes the *MSACSR* Flags update and exception signaling condition.

For instructions with non floating-point results, the pseudocode in [Figure 3.26](#page-51-1) and [Figure 3.27](#page-52-0) apply unchanged and both the format in [Figure 3-25](#page-49-2) and the default values from [Table 3.6](#page-50-0) are preserved for enabled exceptions when NX bit is set. For disabled exceptions, the default values are explicitly documented case-by-case in the instruction's description section.

Table 3.6 Default Values for Floating Point Exceptions

Table 3.7 Default NaN Encodings

1. All signaling NaN values have the format shown in [Figure 3-25](#page-49-2). Byte $0 \times NN$ has at least one bit set showing the reason for generating the signaling NaN value.

Figure 3.26 MSACSR_{Cause} Update Pseudocode

```
Input
   c: current element exception(s) E, V, Z, O, U, I bitfield
       (bit E is 0x20, O is 0x04, U is 0x02, and I is 0x01)
   d: default value to be used in case of a disabled exception
   e: signaling NaN value to be used in case of NX set, i.e. a non-trapping
       exception
   r: result value if the operation completed without an exception
Output
   v: value to be written to destination element
   Updated MSACSR<sub>Cause</sub>
enable \leftarrow MSACSR<sub>Enable</sub> | E /* Unimplemented (E) is always enabled */
/* Set Inexact (I) when Overflow (O) is not enabled (see Table 3.3) */
if (c \& 0) \neq 0 and (enable & 0) = 0 then
   c \leftarrow c \mid Iendif
/* Clear Exact Underflow when Underflow (U) is not enabled (see Table 3.3) */
if (c & U) \neq 0 and (enable & U) = 0 and (c & I) = 0 then
   c \leftarrow c \land Uendif
cause \leftarrow c & enable
if cause = 0 then
   /* No enabled exceptions, update the MSACSR Cause with all current exceptions */
   \texttt{MSACSR}_{\texttt{Cause}} \leftarrow \texttt{MSACSR}_{\texttt{Cause}} \hspace{3mm} | \hspace{3mm} \texttt{c}if c = 0 then
       /* Operation completed successfully, destination gets the result */
       v \leftarrow relse
       /* Current exceptions are not enabled, destination
           gets the default value for disabled exceptions case */
       v \leftarrow d
```

```
endif
else
   /* Current exceptions are enabled */
   if MSACSR_{NX} = 0 then
       /* Exceptions will trap, update MSACSR Cause with all current exceptions,
           destination is not written */
       MSACSR<sub>Cause</sub> \leftarrow MSACSR<sub>Cause</sub> | c
   else
       /* No trap on exceptions, element not recorded in MSACSR Cause,
           destination gets the signaling NaN value for non-trapping exception */
       v \leftarrow ((e \gg 6) \ll 6) | c
   endif
endif
```
Figure 3.27 MSACSR_{Flags} Update and Exception Signaling Pseudocode

```
if (MSACSR<sub>Cause</sub> & (MSACSR<sub>Enable</sub> | E)) = 0 then /* Unimplemented (bit E 0x20)
                                                                 is always enabled */
    /* No enabled exceptions, update the MSACSR Flags with all exceptions */
    \texttt{MSACSR}_{\texttt{Flags}} \;\gets \; \texttt{MSACSR}_{\texttt{Flags}} \;\; | \;\; \texttt{MSACSR}_{\texttt{Cause}}else
    /* Trap on the exceptions recorded in MSACSR Cause, 
        MSACSR Flags are not updated */
    Sigma(MSAFPE, MSACSR<sub>Cause</sub>)
```
3.5.3 NaN Propagation

MSA propagates NaN operands as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

If the destination format is floating-point, all NaN propagating operations with one NaN operand produce a NaN with the payload of the input NaN. When two or three operands are NaN, the payload of the resulting NaN is identical to the payload of one of the input NaNs selected from left to right as described by the instruction format.

The above NaN propagation rules apply to select the signaling NaN operand used in generating the default quiet NaN value when the Invalid Operation exception is disabled (see [Table 3.6\)](#page-50-0).

Note that signaling NaN operands always signal the Invalid Operation exception and as such, they take precedence over all quiet NaN operands.

If the destination format is not floating-point (e.g. conversions to integer/fixed-point or compares) or the NaN operands are not propagated (e.g. min or max operations), the expected result is documented in the instruction's description section.

Quiet NaN values are generated from input signaling NaN values by:

- Copying the signaling NaN sign value to the quiet NaN sign
- Copying the most significant bits of the signaling NaN mantissa to the most significant bits of the quiet NaN mantissa. In cases where the source signaling NaN and destination quiet NaN have the same width, all mantissa

bits are copied. In cases where the destination is wider than the source, the least significant bits of the destination mantissa are set to zero. In cases where the destination is narrower than the source, the least significant bits of the input mantissa are ignored.

Setting the quiet NaN's exponent field to the maximum value and the most significant mantissa bit to 1.

3.5.4 Flush to Zero and Exception Signaling

Some MSA floating point instructions might not handle subnormal input operands or compute tiny non-zero results. Such instructions may signal the Unimplemented Operation Exception and let the software emulation finalize the operation. If software emulation is not needed or desired, *MSACSR* FS bit could be set to replace every tiny non-zero result and subnormal input operand with zero of the same sign.

The *MSACSR* FS bit changes the behavior of the Unimplemented Operation Exception. All the other floating point exceptions are signaled according to the new values of the operands or the results. In addition, when *MSACSR* FS bit is set:

- Tiny non-zero results are detected before rounding¹. Flushing of tiny non-zero results causes Inexact and Underflow Exceptions to be signaled for all instructions except the approximate reciprocals.
- Flushing of subnormal input operands in all instructions except comparisons causes Inexact Exception to be signaled.
- For floating-point comparisons, the Inexact Exception is not signaled when subnormal input operands are flushed.
- 16-bit floating-point values and inputs to non arithmetic floating-point instructions are never flushed.

Should the alternate exception handling attributes of the IEEE Standard for Floating-Point Arithmetic 754TM-2008. Section 8 be desired, the *MSACSR* FS bit should be zero, the Underflow Exception be enabled and a trap handler be provided to carry out the execution of the alternate exception handling attributes.

3.6 Instruction Syntax

The MSA assembly language coding uses the following syntax elements:

- *func*: function/instruction name, e.g. ADDS_S or adds_s for signed saturated add
- *df*: destination data format, which could be a byte, halfword, word, doubleword, or the vector itself
- *wd*, *ws*, and *wt*: destination, source, and target vector registers, e.g. \$w0, …, \$w31
- *rd*, *rs*: general purpose registers (GPRs), e.g. \$0, …, \$31
- *ws[n]*: vector register element of index *n*, where *n* is a valid index value for elements of data format *df*
- *m*: immediate value valid as a bit index for the data format *df*

 $¹$ Tiny non-zero results that would have been normal after rounding are flushed to zero.</sup>

- *uN*, *sN*: *N*-bit unsigned or signed value, e.g. *s10*, *u5*
- *iN*: *N*-bit value where the sign is not relevant, e.g. *i8*

MSA instructions have two or three register, immediate, or element operands. One of the destination data format abbreviations shown in [Table 3.8](#page-54-0) is appended to the instruction name². Note that the data format abbreviation is the same regardless of the instruction's assumed data type. For example all integer, fixed-point, and floating-point instructions operating on 32-bit elements use the same word (".W" in [Table 3.8](#page-54-0)) data format.

Table 3.8 Data Format Abbreviations

3.6.1 Vector Element Selection

MSA instructions of the form *func.df wd,ws[n]* and *func.df rd,ws[n]* select the *n*th element in the vector register *ws* based on the data format *df*. The valid element index values for various data formats and vector register sizes are shown in [Table 3.9](#page-54-1). The vector element is being used as a fixed operand across all destination vector elements.

Table 3.9 Valid Element Index Values

3.6.2 Load/Store Offsets

The vector load and store instructions take a 10-bit signed offset *s10* in data format *df* units. By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format.

² Instructions names and data format abbreviations are case insensitive.

For example, the offset indicated by the load word vector instruction

ld.w \$w5,12(\$1)

is not 12 words, but rather 12 bytes. The assembler divides the byte offset (i.e. 12) by the size of the word data format (i.e. 4), and generates the LD.W machine instruction by setting $sI0$ bitfield to the word offset value (i.e. $3 = 12 / 4$).

3.6.3 Instruction Examples

Let us assume vector registers \$w1 and \$w2 are initialized to the word values shown in [Figure 3-28,](#page-55-0) [Figure 3-29](#page-55-1) and GPR \$2 is initialized as shown in [Figure 3-30](#page-55-2).

Figure 3-28 Source Vector \$w1 Values

Figure 3-29 Source Vector \$w2 Values

Figure 3-30 Source GPR \$2 Value

Regular MSA instructions operate element-by-element with identical source, target, and destination data types. [Figure 3-31](#page-55-3) through [Figure 3-34](#page-56-0) have the resulting values of destination vectors \$w4, \$w5, \$w6, and \$w7 after executing the following sequence of word additions and move instructions:

```
addv.w $w5,$w1,$w2
fill.w $w6,$2
addvi.w $w7,$w1,17
splati.w $w8,$w2[2]
```
Figure 3-31 Destination Vector \$w5 Value for ADDV.W Instruction

Figure 3-32 Destination Vector \$w6 Value for FILL.W Instruction

Figure 3-33 Destination Vector \$w7 Value for ADDVI.W Instruction

Figure 3-34 Destination Vector \$w8 Value for SPLAT.W Instruction

Other MSA instructions operate on adjacent odd/even source elements generating results on data formats twice as wide. See [Figure 3-35](#page-56-1) for the destination layout of such an instruction, i.e. the signed doubleword dot product:

dotp_s.d \$w9,\$w1,\$w2

Note that the actual instruction, e.g. DOTP_S.D, specifies the data format of the destination. The data format of the source operands is inferred as being also signed and half the width, i.e. word in this case.

Figure 3-35 Destination Vector \$w9 Value for DOTP_S Instruction

3.7 Instruction Encoding

3.7.1 Data Format and Index Encoding

Most of the MSA instructions operate on byte, halfword, word or doubleword data formats (see [Section 3.3 "MSA](#page-34-1) [Vector Registers"](#page-34-1)). Internally, the data format *df* is coded by a 2-bit field as shown in [Table 3.10.](#page-57-0) For instructions operating only on two data formats, the internal coding is shown in [Table 3.11](#page-57-1) and [Table 3.12](#page-57-2).

Table 3.10 Two-bit Data Format Field Encoding

Table 3.11 Halfword/Word Data Format Field Encoding

Table 3.12 Word/Doubleword Data Format Field Encoding

Table 3.13 Data Format and Element Index Field Encoding

df/n *Bits 5…0*

1. Bits marked as *n* give the element index value.

Table 3.14 Data Format and Bit Index Field Encoding

1. Bits marked as *m* give the bit index value.

MSA instructions using a specific vector element code both data format and element index in a 6-bit field *df/n* as shown in [Table 3.13](#page-57-3). All invalid index values or data formats will generate a Reserved Instruction Exception. For example, a vector register has 16 byte elements while the byte data format can code up to 32 byte elements. Selecting any vector byte element other than 0, 1, …, 15 generates a Reserved Instruction Exception.

The combinations marked Vector (".V" in [Table 3.8\)](#page-54-0) are used for coding certain instructions with data formats other than byte, halfword, word, or doubleword.

If an instruction specifies a bit position, the data format and bit index *df/m* are coded as shown in [Table 3.14.](#page-57-4)

3.7.2 Instruction Formats

All MSA instructions except branches use 40 minor opcodes in the MSA major opcode 30 (see [Table 3.16](#page-63-0)). MSA branch instructions use 10 *rs* field encodings in the COP1 opcode 17 (see [Table 3.17\)](#page-63-1).

Each allocated minor opcode is associated specific instruction formats as follows:

- I8 [\(Figure 3-36](#page-59-0)): instructions with an 8-bit immediate value and either implicit data format or data format df [\(Table 3.8](#page-54-0)) coded in bits 25…24
- I5 [\(Figure 3-37](#page-59-1)): instructions with a 5-bit immediate value, where the data format df ([Table 3.8](#page-54-0)) is coded in bits 22…21 and the operation in bits 25…23
- BIT ([Figure 3-38\)](#page-59-2): instructions with an immediate bit index and data format df/m [\(Table 3.14\)](#page-57-4) coded in bits 22…16, where the operation is coded in bits 25…23
- I10 [\(Figure 3-39](#page-59-3)): instructions with a 10-bit immediate, where the data format df ([Table 3.8](#page-54-0)) is coded in bits 22…21 and the operation in bits 25…23
- 3R [\(Figure 3-40](#page-59-4)): 3-register operations coded in bits $25...23$ with data format df ([Table 3.8](#page-54-0)) is coded in bits 22…21
- ELM ([Figure 3-41](#page-60-1)): instructions with an immediate element index and data format df/n [\(Table 3.13](#page-57-3)) coded in bits 21…16, where the operation is coded in bits 25…22
- 3RF [\(Figure 3-42\)](#page-60-2): 3-register floating-point or fixed-point operations coded in bits 25…22 with data format df [\(Table 3.11](#page-57-1), [Table 3.12\)](#page-57-2) coded in bit 21
- VEC ([Figure 3-43\)](#page-60-0): 3-register instructions with implicit data formats depending on the operations coded in bits 25…21
- MI10 ([Figure 3-44](#page-60-4)): 2-register instructions with a 10-bit immediate value, where the data format is either implicit or explicitly coded as df [\(Table 3.8](#page-54-0)) in bits 1…0, and the operation is coded in bit 25 and the minor opcode bits 5…2
- 2R [\(Figure 3-45](#page-60-3)): 2-register operations coded in bits 25…18 with data format df ([Table 3.11](#page-57-1)) is coded in bits 17…16
- 2RF [\(Figure 3-46\)](#page-61-0): 2-register floating-point operations coded in bits $25...17$ with data format df ([Table 3.11](#page-57-1)) coded in bit 16
- Branch ([Figure 3-47\)](#page-61-1): instructions with a 16-bit immediate, where the data format is either implicit or explicitly coded as df [\(Table 3.8](#page-54-0)) in bits $22...21$, and the operation is coded in bits $25...23$

Figure 3-36 I8 Instruction Format

	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			
MSA 011110		WS	wd	minor opcode

Figure 3-37 I5 Instruction Format

Figure 3-38 BIT Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Figure 3-39 I10 Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Figure 3-40 3R Instruction Format

3.7 Instruction Encoding

Figure 3-41 ELM Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																	
	011110	MSA		operation			df/n			WS			wd			minor opcode	

Figure 3-42 3RF Instruction Format

Figure 3-43 VEC Instruction Format

6 5 5 5 5 6

Figure 3-44 MI10 Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Figure 3-45 2R Instruction Format

								31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
		MSA 011110			operation			df		WS			wd			minor opcode	

Figure 3-46 2RF Instruction Format

3.7.3 Instruction Bit Encoding

This chapter describes the bit encoding tables used for the MSA. [Table 3.15](#page-62-0) describes the meaning of the symbols used in the tables. These tables only list the instruction encoding for the MSA instructions. See Volumes I and II of this multi-volume set for a full encoding of all instructions.

[Figure 3.48](#page-62-1) shows a sample encoding table and the instruction *opcode* field this table encodes. Bits 31…29 of the *opcode* field are listed in the left-most columns of the table. Bits 28…26 of the *opcode* field are listed along the topmost rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction's encoding is found at the intersection of a row (bits 31…29) and column (bits 28…26) value. For instance, the *opcode* value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the *opcode* value for EX2 is 64 (decimal), or 110100 (binary).

3.7 Instruction Encoding

Figure 3.48 Sample Bit Encoding Table

Table 3.15 Symbols Used in the Instruction Encoding Tables

Table 3.16 MIPS32 Encoding of the Opcode Field

Table 3.17 MIPS32 *COP1* **Encoding of** *rs* **Field for MSA Branch Instructions**

Table 3.18 Encoding of MIPS *MSA* **Minor Opcode Field¹**

1. The opcodes marked '*' are MSA reserved opcodes and will generate the *MSA Disabled* exception or the *Reserved Instruction* exception as specified in [Section 3.5 "Exceptions"](#page-48-1).

2. Includes I10

Table 3.19 Encoding of Operation Field for MI10 Instruction Formats

1. See [Table 3.8](#page-54-0).

Table 3.20 Encoding of Operation Field for I5 Instruction Format

1. See [Table 3.8.](#page-54-0)

2. I10 instruction format.

Table 3.21 Encoding of Operation Field for I8 Instruction Format

Table 3.22 Encoding of Operation Field for VEC/2R/2RF Instruction Formats

Table 3.23 Encoding of Operation Field for 2R Instruction Formats

Table 3.23 Encoding of Operation Field for 2R Instruction Formats (Continued)

Table 3.24 Encoding of Operation Field for 2RF Instruction Formats

Table 3.24 Encoding of Operation Field for 2RF Instruction Formats (Continued)

1. See [Table 3.12](#page-57-2).

Table 3.25 Encoding of Operation Field for 3R Instruction Format

								\star		\star	00	.B
											01	Ή.
5	101	BNEG	MIN_U	CLE_U	AVE_U	ASUB_U	DIV_U	DPSUB_U	ILVR	HADD_U	10	.W
											11	.D
										\star	00	.в
				\star							01	Η.
6	110	BINSL	MAX_A		AVER_S	\star	MOD_S	\star	ILVEV	HSUB_S	10	.W
											11	.D
										\star	00	.B
											01	Η.
$\overline{7}$	111	BINSR	MIN A	\star	AVER U	\star	MOD_U	\star	ILVOD	HSUB_U	10	.W
											11	.D

Table 3.25 Encoding of Operation Field for 3R Instruction Format (Continued)

1. See [Table 3.8](#page-54-0).

Table 3.26 Encoding of Operation Field for ELM Instruction Format

Table 3.26 Encoding of Operation Field for ELM Instruction Format (Continued)

1. See [Table 3.13.](#page-57-3)

Table 3.27 Encoding of Operation Field for 3RF Instruction Format

9	1001	FSUN	.W	\star		FSOR	.W	0
			.D				.D	1
10	1010	FSEQ	.W	FTQ	.н	FSUNE	.W	0
			.D		.W		.D	1
11	1011	FSUEQ	.W	\star		FSNE	.W	0
			.D				.D	1
12	1100	FSLT	.W	FMIN	.W	MULR Q	.н	0
			.D		.D		.W	1
13	1101	FSULT	.W	FMIN A	.W	MADDR Q.	Η.	0
			.D		.D		.W	1
14	1110	FSLE	.W	FMAX	.W	MSUBR _Q	Η.	0
			.D		.D		.W	1
15	1111	FSULE	.W	FMAX A	.W	\star		0
			.D		.D			$\mathbf{1}$

Table 3.27 Encoding of Operation Field for 3RF Instruction Format (Continued)

1. See [Table 3.11](#page-57-1) and [Table 3.12](#page-57-2).

Table 3.28 Encoding of Operation Field for BIT Instruction Format

Table 3.28 Encoding of Operation Field for BIT Instruction Format (Continued)

1. See [Table 3.14.](#page-57-0)

The MIPS32® SIMD Architecture Instruction Set

4.1 Instruction Set Descriptions

The MIPS32® SIMD Architecture (MSA) consists of integer, fixed-point, and floating-point instructions, all encoded in the MSA major opcode space.

Most MSA instructions operate vector element by vector element in a typical SIMD manner. Few instructions handle the operands as bit vectors because the elements don't make sense, e.g. for the bitwise logical operations.

For certain instructions, the source operand could be an immediate value or a specific vector element selected by an immediate index. The immediate or vector element is being used as a fixed operand across all destination vector elements.

The next two sections list MSA instructions grouped by category and provide individual instruction descriptions arranged in alphabetical order. The constant WRLEN used in all instruction descriptions is set to 128, i.e. the MSA vector register width in bits.

4.1.1 Instruction Set Summary by Category

MSA instruction set implements the following categories of instructions: integer arithmetic [\(Table 4.1\)](#page-73-0), bitwise [\(Table 4.2](#page-74-0)), floating-point arithmetic [\(Table 4.3\)](#page-75-0) and non arithmetic ([Table 4.4](#page-76-0)), floating-point compare [\(Table 4.5](#page-76-1)), floating-point conversions [\(Table 4.6](#page-77-0)), fixed-point [\(Table 4.7\)](#page-77-1), branch and compare ([Table 4.8\)](#page-77-2), load/store and move [\(Table 4.9](#page-78-0)), and element permute [\(Table 4.10\)](#page-78-1).

The left-shift add instruction LSA [\(Table 4.11\)](#page-78-2) is integral part of the MIPS base architecture. The corresponding documentation pages will be incorporated in the future releases of the base architecture specifications.

Table 4.1 MSA Integer Arithmetic Instructions

Table 4.2 MSA Bitwise Instructions

Table 4.2 MSA Bitwise Instructions (Continued)

Table 4.3 MSA Floating-Point Arithmetic Instructions

Table 4.4 MSA Floating-Point Non Arithmetic Instructions

Table 4.5 MSA Floating-Point Compare Instructions

Table 4.6 MSA Floating-Point Conversion Instructions

Table 4.7 MSA Fixed-Point Instructions

Table 4.8 MSA Branch and Compare Instructions

Table 4.9 MSA Load/Store and Move Instructions

Table 4.10 MSA Element Permute Instructions

Table 4.11 Base Architecture Instructions

4.1.2 Alphabetical List of Instructions

Purpose: Vector Add Absolute Values

Vector addition to vector using the absolute values.

 $Description:$ wd[i] \leftarrow absolute_value(ws[i]) + absolute_value(wt[i])

The absolute values of the elements in v ector *wt* are added to the absolute values of the elements in v ector *ws*. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADD_A.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow abs(WR[ws]_{8i+7..8i}, 8) + abs(WR[wt]_{8i+7..8i}, 8)endfor
ADD_A.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow abs(WR[ws]_{16i+15..16i}, 16) + abs(WR[wt]_{16i+15..16i}, 16)endfor
ADD_A.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow abs(WR[ws]_{32i+31..32i}, 32) + abs(WR[wt]_{32i+31..32i}, 32)endfor
ADD_A.D
     for i in 0 .. WRLEN/64-1
        \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{abs(WR[ws]}_{64i+63..64i}, 64) + \texttt{abs(WR[wt]}_{64i+63..64i}, 64)endfor
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt_{n-1...0}else
        return tt_{n-1..0}endif
endfunction abs
```
Exceptions:

Purpose: Vector Saturated Add of Absolute Values

Vector saturated addition to vector of absolute values.

```
Description: wd[i] \leftarrow saturate_signed(absolute_value(ws[i]) + absolute_value(wt[i]))
```
The absolute values of the elements in v ector *wt* are added to the absolute values of the elements in v ector *ws*. The saturated signed result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDS_A.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow adds_{a}(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
ADDS_A.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow adds_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
ADDS_A.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow adds_{a}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
ADDS_A.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow adds_a(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt_{n-1...0}else
        return tt_{n-1..0}endif
endfunction abs
function sat s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then
```

```
return 0^{n-b+1} || 1^{b-1}endif
    if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
        return 1^{n-b+1} || 0^{b-1}else
       return tt
    endif
endfunction sat_s
function adds_a(ts, tt, n)
   t \leftarrow (0 | | abs(ts, n)) + (0 | | abs(tt, n))return sat s(t, n+1, n)endfunction adds_a
```
Exceptions:

Purpose: Vector Signed Saturated Add of Signed Values

Vector addition to vector saturating the result as signed value.

```
Description: wd[i] \leftarrow saturate signed(signed(ws[i]) + signed(wt[i]))
```
The elements in v ector *wt* are added to the ele ments in vector *ws*. Signed arithmetic is performed and o verflows clamp to the largest and/or smallest representable signed values before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDS_S.B
     for i in 0 .. WRLEN/8-1
         \texttt{WR}[wd]_{8i+7..8i} \leftarrow \texttt{adds\_s}(\texttt{WR}[ws]_{8i+7..8i}, \texttt{WR}[wt]_{8i+7..8i}, \texttt{8})endfor
ADDS_S.H
      for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow adds_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
ADDS_S.W
      for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow adds_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
ADDS_S.D
      for i in 0 .. WRLEN/64-1
         \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{adds\_s(WR[ws]}_{64i+63..64i}, \texttt{WR[wt]}_{64i+63..64i}, \texttt{64})endfor
function sat_s(tt, n, b)
     if tt<sub>n-1</sub> = 0 and tt<sub>n-1..b-1</sub> \neq 0<sup>n-b+1</sup> then
          return 0^{n-b+1} || 1^{b-1}endif
     if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
          return 1^{n-b+1} || 0^{b-1}else
         return tt
     endif
endfunction sat_s
```

```
function adds_s(ts, tt, n)
    t \leftarrow (ts_{n-1} \mid \mid ts) + (tt_{n-1} \mid \mid tt)return sat_s(t, n+1, n)
endfunction adds_s
```
Exceptions:

Purpose: Vector Unsigned Saturated Add of Unsigned Values

Vector addition to vector saturating the result as unsigned value.

Description: $wd[i] \leftarrow$ saturate_unsigned(unsigned(ws[i]) + unsigned(wt[i]))

The elements in v ector *wt* are added to the elements in vector *ws*. Unsigned arithmetic is performed and overflows clamp to the largest representable unsigned value before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDS_U.B
     for i in 0 .. WRLEN/8-1
         \texttt{WR}[wd]_{8i+7..8i} \leftarrow \texttt{adds}\texttt_{u}(\texttt{WR}[ws]_{8i+7..8i}, \texttt{WR}[wt]_{8i+7..8i}, \texttt{8})endfor
ADDS_U.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow adds_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
ADDS_U.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow adds_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
ADDS_U.D
     for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow adds_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function sat u(tt, n, b)if tt_{n-1..b} \neq 0^{n-b} then
         return 0^{n-b} || 1<sup>b</sup>
    else
         return tt
    endif
endfunction sat_u
function adds u(ts, tt, n)
    t \leftarrow (0 | t s) + (0 | t t)
```
return sat_u(t, n+1, n) endfunction adds_u

Exceptions:

Vector addition to vector.

Description: $wd[i] \leftarrow ws[i] + wt[i]$

The elements in vector *wt* are added to the elements in vector *ws*. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDV.B
       for i in 0 .. WRLEN/8-1
            WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} + WR[wt]_{8i+7..8i}endfor
ADDV.H
       for i in 0 .. WRLEN/16-1
            WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} + WR[wt]_{16i+15..16i}endfor
ADDV.W
       for i in 0 .. WRLEN/32-1
            WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} + WR[wt]_{32i+31..32i}endfor
ADDV.D
       for i in 0 .. WRLEN/64-1
            \texttt{WR}\left[\texttt{wd}\right]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}} + \texttt{WR}\left[\texttt{wt}\right]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}}endfor
```
Exceptions:

Purpose: Immediate Add

Immediate addition to vector.

Description: $wd[i] \leftarrow ws[i] + u5$

The 5-bit immediate unsigned value *u5* is added to the elements in vector *ws*. The result is written to vector *wd*. The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ADDVI.B
      t \leftarrow 0^3 || u5<sub>4..0</sub>
      for i in 0 .. WRLEN/8-1
              \texttt{WR} \left[\texttt{wd}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \; \leftarrow \; \texttt{WR} \left[\texttt{ws}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \; + \; \texttt{t}endfor
ADDVI.H
      t \leftarrow 0^{11} || u5<sub>4..0</sub>
       for i in 0 .. WRLEN/16-1
              WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} + tendfor
ADDVI.W
      t \leftarrow 0^{27} || u5<sub>4..0</sub>
       for i in 0 .. WRLEN/32-1
              WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} + tendfor
ADDVI.D
       t \leftarrow 0^{59} || u5<sub>4..0</sub>
       for i in 0 .. WRLEN/64-1
             \texttt{WR}[\texttt{wd}]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}} \leftarrow \texttt{WR}[\texttt{ws}]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}} \; + \; \texttt{t}endfor
```
Exceptions:

Purpose: Vector Logical And

Vector by vector logical and.

Description: wd \leftarrow ws AND wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bitwise logical AND operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow WR[ws]$ and $WR[wt]$

Exceptions:

ANDI.B wd,ws,i8 **MSA**

Purpose: Immediate Logical And

Immediate by vector logical and.

Description: $wd[i] \leftarrow ws[i]$ AND i8

Each byte element of vector *ws* is combined with the 8-bit immediate *i8* in a bitwise logical AND operation. The result is written to vector *wd*.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
 for i in 0 .. WRLEN/8-1
     \texttt{WR}[wd]_{8i+7..8i} \leftarrow \texttt{WR}[ws]_{8i+7}..8i \text{ and } i8_{7..0}endfor
```
Exceptions:

Purpose: Vector Absolute Values of Signed Subtract

Vector subtraction from vector of signed values taking the absolute value of the results.

```
Description: wd[i] \leftarrow absolute_value(signed(ws[i]) - signed(wt[i]))
```
The signed elements in v ector *wt* are subtracted from the signed elements in v ector *ws*. The absolute value of the signed result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ASUB_S.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow asub_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
ASUB_S.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow abs(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
ASUB_S.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow abs(wR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
ASUB_S.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow abs(WR[ws]_{64i+63..64i}, MR[wt]_{64i+63..64i}, 64)endfor
function asub s(ts, tt, n)
    t \leftarrow (ts_{n-1} || ts) - (tt_{n-1} || tt)if t_n = 0 then
        return t_{n-1..0}else
        return (-t)_{n-1...0}endfunction asub_s
```
Exceptions:

Purpose: Vector Absolute Values of Unsigned Subtract

Vector subtraction from vector of unsigned values taking the absolute value of the results.

 $Description: wd[i] \leftarrow absolute_value(unsigned(ws[i]) - unsigned(wt[i]))$

The unsigned elements in vector *wt* are subtracted from the unsigned elements in vector *ws*. The absolute value of the signed result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ASUB_U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow asub_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
ASUB_U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow axub_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
ASUB_U.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow axub_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
ASUB_U.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow axub_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function asub u(ts, tt, n)t \leftarrow (0 | t s) - (0 | t t)if t_n = 0 then
        return t_{n-1..0}else
        return (-t)_{n-1...0}endfunction asub_s
```
Exceptions:

Purpose: Vector Signed Average

Vector average using the signed values.

Description: $wd[i] \leftarrow (ws[i] + wt[i]) / 2$

The elements in vector *wt* are added to the elements in vector *ws*. The addition is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVE_S.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow ave\_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
AVE_S.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow ave\_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
AVE_S.W
     for i in 0 .. WRLEN/32-1
         \texttt{WR}[wd]_{32i+31..32i} \leftarrow \texttt{ave\_s}(\texttt{WR}[ws]_{32i+31..32i}, \texttt{WR}[wt]_{32i+31..32i}, \texttt{32})endfor
AVE_S.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow ave\_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function ave s(ts, tt, n)
    t \leftarrow (ts_{n-1} || ts) + (tt_{n-1} || tt)return t_{n...1}endfunction ave_s
```
Exceptions:

Purpose: Vector Unsigned Average

Vector average using the unsigned values.

```
Description: wd[i] \leftarrow (ws[i] + wt[i]) / 2
```
The elements in vector *wt* are added to the elements in vector *ws*. The addition is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVE_U.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow ave_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
AVE_U.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow ave_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
AVE_U.W
     for i in 0 .. WRLEN/32-1
         \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{ave\_u(WR[ws]}_{32i+31..32i}, \texttt{WR[wt]}_{32i+31..32i}, \texttt{32)}endfor
AVE_U.D
     for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow ave_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function ave_u(ts, tt, n)
    t \leftarrow (0 | | ts) + (0 | | tt)return t_{n...1}endfunction ave_u
```
Exceptions:

Purpose: Vector Signed Average Rounded

Vector average rounded using the signed values.

Description: $wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2$

The elements in vector *wt* are added to the elements in vector *ws*. The addition of the elements plus 1 (for rounding) is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVER_S.B
      for i in 0 .. WRLEN/8-1
          WR[wd]_{8i+7..8i} \leftarrow aver\_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
AVER_S.H
      for i in 0 .. WRLEN/16-1
          \texttt{WR} \left[\texttt{wd}\right]_{\texttt{16i+15\ldots 16i}} \gets \texttt{aver\_s} \left(\texttt{WR} \left[\texttt{ws}\right]_{\texttt{16i+15\ldots 16i}}, \texttt{ WR} \left[\texttt{wt}\right]_{\texttt{16i+15\ldots 16i}}, \texttt{ 16}\right)endfor
AVER_S.W
      for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow aver\_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
AVER_S.D
      for i in 0 .. WRLEN/64-1
          WR[wd]_{64i+63..64i} \leftarrow aver\_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function ave s(ts, tt, n)
     t \leftarrow (ts_{n-1} || ts) + (tt_{n-1} || tt) + 1return t_{n...1}endfunction aver_s
```
Exceptions:

Purpose: Vector Unsigned Average Rounded

Vector average rounded using the unsigned values.

Description: $wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2$

The elements in vector *wt* are added to the elements in vector *ws*. The addition of the elements plus 1 (for rounding) is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
AVER_U.B
      for i in 0 .. WRLEN/8-1
          WR[wd]_{8i+7..8i} \leftarrow aver_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
AVER_U.H
      for i in 0 .. WRLEN/16-1
          \texttt{WR} \left[\texttt{wd}\right]_{\texttt{16i+15\ldots 16i}} \gets \texttt{aver\_u} \left(\texttt{WR} \left[\texttt{ws}\right]_{\texttt{16i+15\ldots 16i}}, \texttt{ WR} \left[\texttt{wt}\right]_{\texttt{16i+15\ldots 16i}}, \texttt{ 16}\right)endfor
AVER_U.W
      for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow aver_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
AVER_U.D
      for i in 0 .. WRLEN/64-1
          WR[wd]_{64i+63..64i} \leftarrow aver_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
     endfor
function ave u(ts, tt, n)
     t \leftarrow (0 | t s) + (0 | t t) + 1return t_{n...1}endfunction aver_u
```
Exceptions:

Purpose: Vector Bit Clear

Vector selected bit position clear in each element.

```
Description: wd[i] \leftarrow bit\_clear(ws[i], wt[i])
```
Clear (set to 0) one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BCLR.B
      for i in 0 .. WRLEN/8-1
           t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} and (1^{7-t} \mid | 0 | 1^t)endfor
BCLR.H
       for i in 0 .. WRLEN/16-1
           t \leftarrow \text{WR}[wt]_{16i+3..16i}WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} and (1^{15-t} \mid \mid 0 \mid 1^t)endfor
BCLR.W
       for i in 0 .. WRLEN/32-1
           t \leftarrow \text{WR}[wt]_{32i+4..32i}\texttt{WR[wd]}_{32\texttt{i}+31\ldots 32\texttt{i}} \leftarrow \texttt{WR[ws]}_{32\texttt{i}+31\ldots 32\texttt{i}} \text{ and } (1^{31-t} \mid \textcolor{red}{|} \texttt{0} \mid \textcolor{red}{|} \texttt{1}^t)endfor
BCLR.D
       for i in 0 .. WRLEN/64-1
           t \leftarrow \text{WR}[wt]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} and (1^{63-t} \mid | 0 | 1^t)endfor
```
Exceptions:

Purpose: Immediate Bit Clear

Immediate selected bit position clear in each element.

```
Description: wd[i] \leftarrow bit\_clear(ws[i], m)
```
Clear (set to 0) one bit in each element of vector *ws*. The bit position is given by the immediate *m* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BCLRI.B
         t \leftarrow mfor i in 0 .. WRLEN/8-1
                   \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}} \texttt{ and } \left( \texttt{1}^{7-\texttt{t}} \ \middle|\ \middle|\ \texttt{0} \ \middle|\ \middle|\ \texttt{1}^{\texttt{t}} \right)endfor
BCLRI.H
         t \leftarrow mfor i in 0 .. WRLEN/16-1
                   \texttt{WR[wd]}_{16i+15..16i} \gets \texttt{WR[ws]}_{16i+15..16i} \text{ and } (1^{15-t} \texttt{||} \texttt{0} \texttt{||} 1^t)endfor
BCLRI.W
         t \leftarrow mfor i in 0 .. WRLEN/32-1
                   \texttt{WR}\left[\texttt{wd}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \;\gets\; \texttt{WR}\left[\texttt{ws}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \texttt{ and } \left( \texttt{1}^{31-\texttt{t}} \;\; \middle| \;\; \right] \;\; \texttt{0} \;\; \middle| \;\; \texttt{1}^{\texttt{t}} \right)endfor
BCLRI.D
          t \leftarrow mfor i in 0 .. WRLEN/64-1
                   \texttt{WR}\left[\texttt{wd}\right]_{64\texttt{i}+63\ldots64\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{64\texttt{i}+63\ldots64\texttt{i}} \text{ and } (1^{63-\texttt{t}} \mid \ \mid \ \texttt{0} \ \mid \ \mid \ 1^\texttt{t})endfor
```
Exceptions:

Purpose: Vector Bit Insert Left

Vector selected left most bits copy while preserving destination right bits.

```
Description: wd[i] \leftarrow bit\_insert\_left(wd[i], ws[i], wt[i])
```
Copy most significant (left) bits in each element of vector *ws* to elements in vector *wd* while preserving the least significant (right) bits. The number of bits to copy is given by the elements in vector *wt* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSL.B
     for i in 0 .. WRLEN/8-1
         t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i+7-t} || WR[wd]_{8i+7-t-1..8i}endfor
BINSL.H
     for i in 0 .. WRLEN/16-1
         t \leftarrow \texttt{WR}[wt]_{16i+3..16i}WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i+15-t} || WR[wd]_{16i+15-t-1..16i}endfor
BINSL.W
     for i in 0 .. WRLEN/32-1
         t \leftarrow \text{WR}[wt]_{32i+4...32i}WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i+31-t} || WR[wd]_{32i+31-t-1..32i}endfor
BINSL.D
     for i in 0 .. WRLEN/64-1
         t \leftarrow \text{WR}[wt]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i+63-t} || WR[wd]_{64i+63-t-1..64i}endfor
```
Exceptions:

Purpose: Immediate Bit Insert Left

Immediate selected left most bits copy while preserving destination right bits.

```
Description: wd[i] \leftarrow bit\_insert\_left(wd[i], ws[i], m)
```
Copy most significant (left) bits in each element of vector *ws* to elements in vector *wd* while preserving the least significant (right) bits. The number of bits to copy is given by the immediate *m* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSLI.B
     t \leftarrow mfor i in 0 .. WRLEN/8-1
          WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i+7-t} || WR[wd]_{8i+7-t-1..8i}endfor
BINSLI.H
    t \leftarrow mfor i in 0 .. WRLEN/16-1
          \texttt{WR} \texttt{[wd]}_{\texttt{16i+15\ldots 16i}} \gets \texttt{WR} \texttt{[ws]}_{\texttt{16i+15\ldots 16i+15-t}} \; | \; | \; \texttt{WR} \texttt{[wd]}_{\texttt{16i+15-t-1\ldots 16i}}endfor
BINSLI.W
     t \leftarrow mfor i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i+31-t} || WR[wd]_{32i+31-t-1..32i}endfor
BINSLI.D
     t \leftarrow mfor i in 0 .. WRLEN/64-1
          WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i+63-t} || WR[wd]_{64i+63-t-1..64i}endfor
```
Exceptions:

Purpose: Vector Bit Insert Right

Vector selected right most bits copy while preserving destination left bits.

```
Description: wd[i] \leftarrow bit\_insert\_right(wd[i], ws[i], wt[i])
```
Copy least significant (right) bits in each element of vector *ws* to elements in vector *wd* while preserving the most significant (left) bits. The number of bits to copy is given by the elements in vector *wt* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSR.B
     for i in 0 .. WRLEN/8-1
         t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow WR[wd]_{8i+7..8i+t+1} || WR[ws]_{8i+t..8i}endfor
BINSR.H
     for i in 0 .. WRLEN/16-1
         t \leftarrow \texttt{WR}[wt]_{16i+3..16i}WR[wd]_{16i+15..16i} \leftarrow WR[wd]_{16i+15..16i+t+1} || WR[ws]_{16i+t..16i}endfor
BINSR.W
     for i in 0 .. WRLEN/32-1
         t \leftarrow \text{WR}[wt]_{32i+4...32i}WR[wd]_{32i+31..32i} \leftarrow WR[wd]_{32i+31..32i+t+1} || WR[ws]_{32i+t..32i}endfor
BINSR.D
     for i in 0 .. WRLEN/64-1
         t \leftarrow \text{WR}[wt]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow WR[wd]_{64i+63..64i+t+1} || WR[ws]_{64i+t..64i}endfor
```
Exceptions:

Purpose: Immediate Bit Insert Right

Immediate selected right most bits copy while preserving destination left bits.

```
Description: wd[i] \leftarrow bit\_insert\_right(wd[i], ws[i], m)
```
Copy least significant (right) bits in each element of vector *ws* to elements in vector *wd* while preserving the most significant (left) bits. The number of bits to copy is given by the immediate *m* modulo the size of the element in bits plus 1.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BINSRI.B
    t \leftarrow mfor i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow WR[wd]_{8i+7..8i+7+t+1} || WR[ws]_{8i+t..8i}endfor
BINSRI.H
    t \leftarrow mfor i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[wd]_{16i+15..16i+t+1} || WR[ws]_{16i+t..16i}endfor
BINSRI.W
    t \leftarrow mfor i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow WR[wd]_{32i+31..32i+t+1} || WR[ws]_{32i+t..32i}endfor
BINSRI.D
    t \leftarrow mfor i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow WR[wd]_{64i+63..64i+t+1} || WR[ws]_{64i+t..64i}endfor
```
Exceptions:

Format: BMNZ.V BMNZ.V wd, ws, wt

Purpose: Vector Bit Move If Not Zero

Vector mask-based copy bits on the condition mask being set.

Description: $wd \leftarrow (ws \text{ AND wt}) \text{ OR } (wd \text{ AND NOT wt})$

Copy to destination vector *wd* all bits from source v ector *ws* for which the corresponding bits from target vector *wt* are 1 and leaves unchanged all destination bits for which the corresponding target bits are 0.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow (WR[ws]$ and $WR[wt])$ or $(WR[wd]$ and not $WR[wt])$

Exceptions:

Purpose: Immediate Bit Move If Not Zero

Immediate mask-based copy bits on the condition mask being set.

Description: $wd[i] \leftarrow (ws[i] \text{ AND } is) \text{ OR } (wd[i] \text{ AND NOT } is)$

Copy to destination vector *wd* all bits from source vector *ws* for which the corresponding bits from immediate *i8* are 1 and leaves unchanged all destination bits for which the corresponding immediate bits are 0.

The operands and results are vector values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $\texttt{WR}[wd] \;\gets\; (\texttt{WR}[ws]_{8i+7..8i} \texttt{ and } \texttt{i8}_{7..0}) \texttt{ or } (\texttt{WR}[wd]_{8i+7..8i} \texttt{ and not } \texttt{i8}_{7..0})$

Exceptions:

BMZ. V wd, ws, wt

Purpose: Vector Bit Move If Zero

Vector mask-based copy bits on the condition mask being clear.

Description: $wd \leftarrow (ws \text{ AND NOT wt}) \text{ OR } (wd \text{ AND wt})$

Copy to destination vector *wd* all bits from source v ector *ws* for which the corresponding bits from target vector *wt* are 0 and leaves unchanged all destination bits for which the corresponding target bits are 1.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow (WR[ws]$ and not $WR[wt])$ or $(WR[wd]$ and $WR[wt])$

Exceptions:

Purpose: Immediate Bit Move If Zero

Immediate mask-based copy bits on the condition mask being clear.

Description: $wd[i] \leftarrow (ws[i]$ AND NOT i8) OR $(wd[i]$ AND i8)

Copy to destination vector *wd* all bits from source vector *ws* for which the corresponding bits from immediate *i8* are 0 and leaves unchanged all destination bits for which the corresponding immediate bits are 1.

The operands and results are vector values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow (WR[ws]$ and not i $8_{7..0}$) or (WR[wd] and i $8_{7..0}$)

Exceptions:

Purpose: Vector Bit Negate

Vector selected bit position negate in each element.

 $Description: wd[i] \leftarrow bit_negative(ws[i], wt[i])$

Negate (complement) one bit in each element of vector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BNEG.B
      for i in 0 .. WRLEN/8-1
          t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} xor (0^{7-t} \mid | 1 | 0^t)endfor
BNEG.H
      for i in 0 .. WRLEN/16-1
          t \leftarrow \text{WR}[wt]_{16i+3..16i}WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} xor (0^{15-t} \mid | 1 | 0^t)endfor
BNEG.W
      for i in 0 .. WRLEN/32-1
          t \leftarrow \text{WR}[wt]_{32i+4..32i}\texttt{WR[wd]}_{32\texttt{i}+31..32\texttt{i}} \gets \texttt{WR[ws]}_{32\texttt{i}+31..32\texttt{i}} \text{ xor } (0^{31-t} \mid \mid 1 \mid 0^t)endfor
BNEG.D
      for i in 0 .. WRLEN/64-1
          t \leftarrow \text{WR}[wt]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} xor (0^{63-t} || 1 || 0^t)endfor
```
Exceptions:

Purpose: Immediate Bit Negate

Immediate selected bit position negate in each element.

```
Description:wd[i] \leftarrow bit\_negative(ws[i], m)
```
Negate (complement) one bit in each element of vector *ws*. The bit position is given by the immediate *m* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BNEGI.B
       t \leftarrow mfor i in 0 .. WRLEN/8-1
                \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}} \texttt{xor} \texttt{(0}^{7-\texttt{t}} \mid \mid 1 \mid \mid 0^\texttt{t})endfor
BNEGI.H
        t \leftarrow mfor i in 0 .. WRLEN/16-1
                \texttt{WR}\left[\texttt{wd}\right]_{16\texttt{i}+15\ldots 16\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{16\texttt{i}+15\ldots 16\texttt{i}} \texttt{xor } (0^{15-\texttt{t}} \mid \mid 1 \mid 0^\texttt{t})endfor
BNEGI.W
        t \leftarrow mfor i in 0 .. WRLEN/32-1
                \texttt{WR[wd]}_{32\texttt{i}+31..32\texttt{i}} \gets \texttt{WR[ws]}_{32\texttt{i}+31..32\texttt{i}} \text{ xor } (0^{31-t} \mid \mid 1 \mid 0^t)endfor
BNEGI.D
        t \leftarrow m
        for i in 0 .. WRLEN/64-1
                \texttt{WR[wd]}_{64\texttt{i}+63\ldots 64\texttt{i}} \leftarrow \texttt{WR[ws]}_{64\texttt{i}+63\ldots 64\texttt{i}} \ \ \texttt{xor} \ \ (0^{63-\texttt{t}} \ \ || \ \ 1 \ \ || \ 0^\texttt{t})endfor
```
Exceptions:

Purpose: Immediate Branch If All Elements Are Not Zero

Immediate PC offset branch if all destination elements are not zero.

Description: if $wt[i] \neq 0$ for all i then branch PC-relative s16

PC-relative branch if all elements in *wt* are not zero.

 The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
BNZ.B
    branch(WR[wt]_{8i+7..8i} \neq 0 for all i, s16)
BNZ.H
    branch(WR[wt]<sub>16i+15..16i</sub> \neq 0 for all i, s16)
BNZ.W
    branch(WR[wt]<sub>32i+31..32i</sub> \neq 0 for all i, s16)
BNZ.D
    branch(WR[wt]<sub>64i+63..64i</sub> \neq 0 for all i, s16)
function branch(cond, offset)
    if cond then
         I: target offset \leftarrow (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9.0</sub> || 0<sup>^^</sup>2
         I+1: PC \leftarrow PC + target offset endif
endfunction branch
```
Exceptions:

Purpose: Immediate Branch If Not Zero (At Least One Element of Any Format Is Not Zero) Immediate PC offset branch if destination vector is not zero.

Description: if wt \neq 0 then branch PC-relative s16

PC-relative branch if at least one bit in *wt* is not zero, i.e at least one element is not zero regardless of the data format.

 The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
branch(WR[wt] \neq 0, s16)
function branch(cond, offset)
    if cond then
        I: target_offset \leftarrow (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9..0</sub> || 0^^2
        I+1: PC \leftarrow PC + target offset endif
endfunction branch
```
Exceptions:

Format: BSEL.V BSEL.V wd, ws, wt

Purpose: Vector Bit Select

Vector mask-based copy bits from two source vectors selected by the bit mask value

Description: $wd \leftarrow (ws \text{ AND NOT wd}) \text{ OR } (wt \text{ AND wd})$

Selectively copy bits from the source v ectors *ws* and *wt* into destination vector *wd* based on the corresponding bit in *wd*: if 0 copies the bit from *ws*, if 1 copies the bit from *wt*.

Restrictions:

The operands and results are bit vector values.

Operation:

 $WR[wd] \leftarrow (WR[ws]$ and not $WR[wd])$ or $(WR[wt]$ and $WR[wd])$

Exceptions:

Purpose: Immediate Bit Select

Immediate mask-based copy bits from two source vectors selected by the bit mask value

Description: $wd \leftarrow (ws \text{ AND NOT wd}) \text{ OR} (i8 \text{ AND wd})$

Selectively copy bits from the the 8-bit immediate *i8* and source v ector *ws* into destination vector *wd* based on the corresponding bit in *wd*: if 0 copies the bit from *ws*, if 1 copies the bit from *i8*.

Restrictions:

The operands and results are bit vector values.

Operation:

```
 for i in 0 .. WRLEN/8-1
     WR[wd]<sub>8i+7..8i</sub> \leftarrow(WR[ws]_{8i+7...8i} and not WR[wd]_{8i+7...8i} or (is_{7...0} and WR[wd]_{8i+7...8i})endfor
```
Exceptions:

Purpose: Vector Bit Set

Vector selected bit position set in each element.

```
Description: wd[i] \leftarrow bit_set(ws[i], wt[i])
```
Set to 1 one bit in each element of v ector *ws*. The bit position is given by the elements in *wt* modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BSET_S.B
       for i in 0 .. WRLEN/8-1
            t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} or (0^{7-t} \mid | 1 | 0^t)endfor
BSET_S.H
       for i in 0 .. WRLEN/16-1
            t \leftarrow \text{WR}[wt]_{16i+3..16i}WR[wd]<sub>16i+15..16i</sub> \leftarrow WR[ws]<sub>16i+15..16i</sub> or (0<sup>15-t</sup> || 1 || 0<sup>t</sup>)
      endfor
BSET_S.W
       for i in 0 .. WRLEN/32-1
            t \leftarrow \texttt{WR}[wt]_{32i+4..32i}\texttt{WR}\left[\texttt{wd}\right]_{32\texttt{i}+31..32\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{32\texttt{i}+31..32\texttt{i}} \texttt{ or } (\texttt{0}^{31-t} \mid \texttt{|} 1 \mid \texttt{|} \texttt{0}^{t})endfor
BSET_S.D
       for i in 0 .. WRLEN/64-1
            t \leftarrow \text{WR}[wt]_{64i+5..64i}WR[wd]<sub>64i+63..64i</sub> \leftarrow WR[ws]<sub>64i+63..64i</sub> or (0<sup>63-t</sup> || 1 || 0<sup>t</sup>)
      endfor
```
Exceptions:

Purpose: Immediate Bit Set

Immediate selected bit position set in each element.

```
Description: wd[i] \leftarrow bit_set(ws[i], m)
```
Set to 1 one bit in each element of vector *ws*. The bit position is given by the immediate *m*. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
BSETI_S.B
         t \leftarrow m
          for i in 0 .. WRLEN/8-1
                   \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7\texttt{..}8\texttt{i}} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{i}+7\texttt{..}8\texttt{i}} \texttt{ or } \left( \texttt{0}^{7-\texttt{t}} \; \left| \; \right| \; \texttt{1} \; \left| \; \right. \right] \; \texttt{0}^\texttt{t})endfor
BSETI_S.H
          t \leftarrow mfor i in 0 .. WRLEN/16-1
                   \texttt{WR}\left[\texttt{wd}\right]_{16\texttt{i}+15\ldots 16\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{16\texttt{i}+15\ldots 16\texttt{i}} \texttt{or} \texttt{(0^{15-t}||11||0^t)}endfor
BSETI_S.W
         t \leftarrow mfor i in 0 .. WRLEN/32-1
                   \texttt{WR}\left[\texttt{wd}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \texttt{ or } (\texttt{0}^{31-t} \mid \texttt{|} 1 \mid \texttt{|} \texttt{0}^{\texttt{t}})endfor
BSETI_S.D
          t \leftarrow mfor i in 0 .. WRLEN/64-1
                   \texttt{WR}\left[\texttt{wd}\right]_{64\mathtt{i}+63\mathtt{.}.64\mathtt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{64\mathtt{i}+63\mathtt{.}.64\mathtt{i}} \texttt{ or } (0^{63\mathtt{-t}} \mid\mid 1 \mid 0^\mathtt{t})endfor
```
Exceptions:

Purpose: Immediate Branch If At Least One Element Is Zero

Immediate PC offset branch if at least one destination element is zero.

Description: if wt[i] = 0 for some i then branch PC-relative s16

PC-relative branch if at least one element in *wt* is zero.

 The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
BZ.B
     for i in 0 .. WRLEN/8-1
        branch(WR[wt]_{8i+7} _{8i} = 0, s16)
    endfor
BZ.H
     for i in 0 .. WRLEN/16-1
        branch(WR[wt]_{16i+15..16i} = 0, s16)
    endfor
BZ.W
     for i in 0 .. WRLEN/32-1
       branch(WR[wt]_{32i+31..32i} = 0, s16)
    endfor
BZ.D
     for i in 0 .. WRLEN/64-1
        branch(WR[wt]_{64i+63..64i} = 0, s16)
    endfor
function branch(cond, offset)
    if cond then
        I: target_offset \leftarrow (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9..0</sub> || 0<sup>^^</sup>2
        I+1: PC \leftarrow PC + target offset endif
endfunction branch
```
Exceptions:

Purpose: Immediate Branch If Zero (All Elements of Any Format Are Zero)

Immediate PC offset branch if destination vector is zero.

Description: if wt = 0 then branch PC-relative s16

PC-relative branch if all *wt* bits are zero, i.e. all elements are zero regardless of the data format.

 The branch instruction has a delay slot. *s16* is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

Operation:

```
branch(WR[wt] = 0, s16)function branch(cond, offset)
    if cond then
        I: target_offset \leftarrow (offset<sub>9</sub>)<sup>GPRLEN-12</sup> || offset<sub>9..0</sub> || 0^^2
        I+1: PC \leftarrow PC + target offset endif
endfunction branch
```
Exceptions:

Purpose: Vector Compare Equal

Vector to vector compare for equality; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] = wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* elements are equal, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CEQ.B
      for i in 0 .. WRLEN/8-1
           c \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} = \text{WR}[\text{wt}]_{8i+7..8i}WR[wd]<sub>8i+7..8i</sub> \leftarrow c<sup>8</sup>
     endfor
CEQ.H
      for i in 0 .. WRLEN/16-1
            c \leftarrow \text{WR}[ws]_{16i+15...16i} = \text{WR}[wt]_{16i+15...16i}WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CEQ.W
       for i in 0 .. WRLEN/32-1
            c \leftarrow \text{WR}[ws]_{32i+31..32i} = \text{WR}[wt]_{32i+31..32i}WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
     endfor
CEQ.D
       for i in 0 .. WRLEN/64-1
            c \leftarrow \text{WR}[ws]_{64i+63..64i} = \text{WR}[wt]_{64i+63..64i}WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Immediate Compare Equal

Immediate to vector compare for equality; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] = s5)$

Set all bits to 1 in *wd* elements if the corresponding *ws* element and the 5-bit signed immediate *s5* are equal, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CEQI.B
    t \leftarrow (s5_4)^3 || s5_{4.0}for i in 0 .. WRLEN/8-1
           c \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} = tWR[wd]_{8i+7..8i} \leftarrow c<sup>8</sup>
     endfor
CEQI.H
t \leftarrow (s5_4)^{11} || s5_{4\dots0}for i in 0 .. WRLEN/16-1
           c \leftarrow \text{WR}[\text{ws}]_{16i+15..16i} = t
           WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CEQI.W
t \leftarrow (s5_4)^{27} || s5_{4...0}for i in 0 .. WRLEN/32-1
          c \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} = tWR[wd]<sub>32i+31</sub>..32i \leftarrow c<sup>32</sup>
     endfor
CEQI.D
t \leftarrow (s5_4)^{59} || s5_{4..0}for i in 0 .. WRLEN/64-1
           c \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} = tWR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Format: CFCMSA CFCMSA rd,cs **MSA**

Purpose: GPR Copy from MSA Control Register

GPR value copied from MSA control register.

Description: $rd \leftarrow cs$

The content of MSA control register *cs* is copied to GPR *rd*.

Restrictions:

The read operation returns ZERO if *cs* specifies a reserved register or a register that does not exist.

Operation:

```
if cs = 0 then
   GPR[rd] \leftarrow MSAIRelseif cs = 1 then
   GPR[rd] \leftarrow MSACSRelseif MSAIR_{WRP} = 1 then
   if cs = 2 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       GPR[rd] \leftarrow MSAAccesselseif cs = 3 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       GPR[rd] \leftarrow MSASaveelseif cs = 4 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       GPR[rd] \leftarrow MSAModifyelseif cs = 5 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       GPR[rd] \leftarrow MSARequestelseif cs = 6 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       GPR[rd] \leftarrow MSAMapelseif cs = 7 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       GPR[rd] \leftarrow MSAUnmapelse
```

```
GPR[rd] = 0endif
else
   GPR[rd] = 0endif
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception. Coprocessor 0 Unusable Exception.

Purpose: Vector Compare Signed Less Than or Equal

Vector to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leftarrow wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* elements are signed less than or equal to *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLE_S.B
      for i in 0 .. WRLEN/8-1
           c \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} \leftarrow \text{WR}[\text{wt}]_{8i+7..8i}WR[wd]_{8i+7..8i} \leftarrow c^8endfor
CLE_S.H
       for i in 0 .. WRLEN/16-1
            c \leftarrow \text{WR}[\text{ws}]_{16i+15..16i} \leftarrow \text{WR}[\text{wt}]_{16i+15..16i}WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
      endfor
CLE_S.W
       for i in 0 .. WRLEN/32-1
           c \leftarrow \text{WR}[ws]_{32i+31..32i} \leftarrow \text{WR}[wt]_{32i+31..32i}WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
      endfor
CLE_S.D
       for i in 0 .. WRLEN/64-1
            c \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} \leftarrow \text{WR}[\text{wt}]_{64i+63..64i}WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
      endfor
```
Exceptions:

Purpose: Vector Compare Unsigned Less Than or Equal

Vector to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leftarrow wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* elements are unsigned less than or equal to *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLE_U.B
      for i in 0 .. WRLEN/8-1
         c \leftarrow (0 || WR[ws]_{8\frac{1}{2}+7..8i}) \le (0 || WR[wt]_{8i+7..8i})WR[wd]_{8i+7..8i} \leftarrow c^8endfor
CLE_U.H
      for i in 0 .. WRLEN/16-1
           c \leftarrow (0 \mid \mid \text{ WR}[\text{ws}]_{16i+15..16i}) \leftarrow (0 \mid \mid \text{ WR}[\text{wt}]_{16i+15..16i})WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CLE_U.W
      for i in 0 .. WRLEN/32-1
          c \leftarrow (0 || WR[ws] \_32i+31..32i] = (-1 || WR[wt]_{32i+31..32i})WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
CLE_U.D
      for i in 0 .. WRLEN/64-1
           c \leftarrow (0 \mid \mid \text{ WR}[\text{ws}]_{64i+63..64i}) \leftarrow (0 \mid \mid \text{ WR}[\text{wt}]_{64i+63..64i})WR[wd]_{64i+63..64i} \leftarrow c^{64}endfor
```
Exceptions:

Purpose: Immediate Compare Signed Less Than or Equal

Immediate to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq s5)$

Set all bits to 1 in *wd* elements if the corresponding *ws* element is less than or equal to the 5-bit signed immediate *s5*, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLEI_S.B
    t \leftarrow (s5_4)^3 || s5_{4.0}for i in 0 .. WRLEN/8-1
            c \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} \leftarrow tWR[wd]_{8i+7..8i} \leftarrow c<sup>8</sup>
     endfor
CLEI_S.H
t \leftarrow (s5_4)^{11} || s5_{4.0}for i in 0 .. WRLEN/16-1
            c \leftarrow \text{WR}[\text{ws}]_{16i+15..16i}] \leftarrow tWR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CLEI_S.W
t \leftarrow (s5_4)^{27} || s5_{4.0}for i in 0 .. WRLEN/32-1
          c \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} \leftarrow tWR[wd]<sub>32i+31</sub>..32i \leftarrow c<sup>32</sup>
     endfor
CLEI_S.D
t \leftarrow (s5_4)^{59} || s5_4.. 0_
      for i in 0 .. WRLEN/64-1
            c \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} \leftarrow tWR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Immediate Compare Unsigned Less Than or Equal

Immediate to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq u5)$

Set all bits to 1 in *wd* elements if the corresponding *ws* element is unsigned less than or equal to the 5-bit unsigned immediate *u5*, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLEI_U.B
    t \leftarrow 0^3 || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/8-1
            c \leftarrow (0 || WR[ws]_{8i+7..8i}) \leq (0 || t)WR[wd]_{8i+7..8i} \leftarrow c^8endfor
CLEI_U.H
     t \leftarrow 0^{11} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/16-1
            c \leftarrow (0 || WR[ws]_{16i+15..16i}) \le (0 || t)WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CLEI_U.W
     t \leftarrow 0^{27} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/32-1
            c \leftarrow \text{WR}[\text{ws}]_{32i+31...32i} \leftarrow (0 | t)WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
     endfor
CLEI_U.D
     t \leftarrow 0^{59} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/64-1
            c \leftarrow \text{WR}[\text{ws}]_{64\text{ i}+63..64\text{ i}} \leftarrow (0 \mid \mid \text{ t})WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Vector Compare Signed Less Than

Vector to vector compare for signed less than; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leftarrow wt[i])$

Set all bits to 1 i n *wd* elements if the corresponding *ws* elements are signed less than *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLT_S.B
      for i in 0 .. WRLEN/8-1
           c \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} < \text{WR}[\text{wt}]_{8i+7..8i}WR[wd]_{8i+7..8i} \leftarrow c^8endfor
CLT_S.H
       for i in 0 .. WRLEN/16-1
            c \leftarrow \texttt{WR}[\texttt{ws}]_{16i+15..16i} \leftarrow \texttt{WR}[\texttt{wt}]_{16i+15..16i}WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
      endfor
CLT_S.W
       for i in 0 .. WRLEN/32-1
           c \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} \leftarrow \text{WR}[\text{wt}]_{32i+31..32i}WR[wd]<sub>32i+31</sub>..32i \leftarrow c<sup>32</sup>
      endfor
CLT_S.D
       for i in 0 .. WRLEN/64-1
            c \leftarrow \text{WR}[ws]_{64i+63..64i} < \text{WR}[wt]_{64i+63..64i}WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Vector Compare Unsigned Less Than

Vector to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

```
Description: wd[i] \leftarrow (ws[i] \leftarrow wt[i])
```
Set all bits to 1 in *wd* elements if the corresponding *ws* elements are unsigned less than *wt* elements, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLT_U.B
      for i in 0 .. WRLEN/8-1
         c \leftarrow (0 || WR[ws]_{8\text{,}i+7..8\text{,}i}) < (0 || WR[wt]_{8i+7..8i})WR[wd]_{8i+7..8i} \leftarrow c^8endfor
CLT_U.H
      for i in 0 .. WRLEN/16-1
           c \leftarrow (0 \mid \mid \text{ WR[ws]}_{16i+15..16i}) \mid (0 \mid \mid \text{ WR[wt]}_{16i+15..16i})WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CLT_U.W
      for i in 0 .. WRLEN/32-1
          c \leftarrow (0 || WR[ws] \_32i+31..32i] - (0 || WR[wt]_{32i+31..32i})WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
CLT_U.D
      for i in 0 .. WRLEN/64-1
           c \leftarrow (0 \mid \mid \text{ WR}[\text{ws}]_{64i+63..64i}) \mid (0 \mid \mid \text{ WR}[\text{wt}]_{64i+63..64i})WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Immediate Compare Signed Less Than

Immediate to vector compare for signed less than; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq s5)$

Set all bits to 1 in *wd* elements if the corresponding *ws* element is less than the 5-bit signed immediate *s5*, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLTI_S.B
    t \leftarrow (s5_4)^3 || s5_{4..0}for i in 0 .. WRLEN/8-1
           c \leftarrow \texttt{WR}[\texttt{ws}]_{8i+7..8i} < t
           WR[wd]_{8i+7..8i} \leftarrow c<sup>8</sup>
     endfor
CLTI_S.H
t \leftarrow (s5_4)^{11} || s5_{4.0}for i in 0 .. WRLEN/16-1
           c \leftarrow \text{WR}[\text{ws}]_{16i+15..16i} < t
           WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CLTI_S.W
t \leftarrow (s5_4)^{27} || s5_{4.0}for i in 0 .. WRLEN/32-1
           c \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} < t
           WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
     endfor
CLTI_S.D
t \leftarrow (s5_4)^{59} || s5_4.. 0_
      for i in 0 .. WRLEN/64-1
           c \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} < t
           WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Immediate Compare Unsigned Less Than

Immediate to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leftarrow u5)$

Set all bits to 1 in *wd* elements if the corresponding *ws* element is unsigned less than the 5-bit unsigned immediate *u5*, otherwise set all bits to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
CLTI_U.B
   t \leftarrow 0^3 || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/8-1
           c \leftarrow (0 || WR[ws]_{8i+7..8i}) < (0 || t)WR[wd]_{8i+7..8i} \leftarrow c^8endfor
CLTI_U.H
     t \leftarrow 0^{11} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/16-1
           c \leftarrow (0 || WR[ws]_{16i+15..16i}) < (0 || t)WR[wd]<sub>16i+15..16i</sub> \leftarrow c<sup>16</sup>
     endfor
CLTI_U.W
     t \leftarrow 0^{27} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/32-1
           c \leftarrow \text{WR}[ws]_{32i+31..32i} < (0 || t)
           WR[wd]<sub>32i+31..32i</sub> \leftarrow c<sup>32</sup>
     endfor
CLTI_U.D
     t \leftarrow 0^{59} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/64-1
           c \leftarrow \text{WR}[ws]_{64i+63..64i} < (0 || t)
           WR[wd]<sub>64i+63..64i</sub> \leftarrow c<sup>64</sup>
     endfor
```
Exceptions:

Purpose: Element Copy to GPR Signed

Element value sign extended and copied to GPR.

Description: $rd \leftarrow signed(ws[n])$

Sign-extend element *n* of vector *ws* and copy the result to GPR *rd*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
COPY_S.B
    GPR[rd] \leftarrow sign\_extend(WR[ws]_{8n+7..8n}, 32)COPY_S.H
    GPR[rd] \leftarrow sign_extend(WR[ws]<sub>16n+15..16n</sub>, 32)
COPY_S.W
    GPR[rd] \leftarrow WR[ws]_{32n+31..32n}function sign extend(tt, n)
     return \left(t_{n-1}\right)^{\text{GPRLEN-n}} \mid \mid tt_{n-1...0}endfunction sign_extend
```
Exceptions:

Format: COPY_U.df COPY_U.B rd,ws[n] **MSA** COPY_U.H rd,ws[n] **MSA**

Purpose: Element Copy to GPR Unsigned

Element value zero extended and copied to GPR.

Description: $rd \leftarrow$ unsigned(ws[n])

Zero-extend element *n* of vector *ws* and copy the result to GPR *rd*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
COPY_U.B
    GPR[rd] \leftarrow zero_extend(WR[ws]<sub>8n+7..8n</sub>, 32))
COPY_U.H
    GPR[rd] \leftarrow zero_extend(WR[ws]<sub>16n+15..16n</sub>, 32))
function zero_extend(tt, n)
     return 0^{\text{GPELEN-n}} || tt<sub>n-1..0</sub>
endfunction zero_extend
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 138

CTCMSA cd,rs **MSA**

Purpose: GPR Copy to MSA Control Register

GPR value copied to MSA control register.

Description: $cd \leftarrow rs$

The content of GPR *rs* is copied to MSA control register *cd*.

Writing to the MSA Control and Status Register *MSACSR* causes the appropriate e xception if any Cause bit and its corresponding Enable bit are both set. The register is written before the exception occurs and the EPC register contains the address of the CTCMSA instruction.

Restrictions:

The write attempt is IGNORED if *cd* specifies a reserved register or a register that does not exist or is not writable.

Operation:

```
if cd = 1 then
   MSACSR \leftarrow GPR[rs]if MSACSR<sub>Cause</sub> and (1 | | MSACSR<sub>Enables</sub>) \neq 0 then
       SignalException(MSAFloatingPointException)
   endif
elseif MSAIR_{WRP} = 1 then
   if cd = 3 then
       if not IsCoprocessorEnabled(0) then
           SignalException(CoprocessorUnusableException, 0)
       endif
       MSASave \leftarrow GPR[rs]elseif cd = 4 then
       if not IsCoprocessorEnabled(0) then
           SignalException(CoprocessorUnusableException, 0)
       endif
       MSAModify \leftarrow GPR[rs]elseif cd = 6 then
       if not IsCoprocessorEnabled(0) then
           SignalException(CoprocessorUnusableException, 0)
       endif
       MSAMap \leftarrow GPR[rs]elseif cd = 7 then
       if not IsCoprocessorEnabled(0) then
          SignalException(CoprocessorUnusableException, 0)
       endif
       MSAUnmap \leftarrow GPR[rs]endif
endif
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception. Coprocessor 0 Unusable

Exception.

Purpose: Vector Signed Divide

Vector signed divide.

Description: $wd[i] \leftarrow ws[i]$ div $wt[i]$

The signed integer elements in vector *ws* are divided by signed integer elements in vector *wt*. The result is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DIV_S.B
      for i in 0 .. WRLEN/8-1
                 \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \texttt{div}\ \texttt{WR}\left[\texttt{wt}\right]_{8\texttt{i}+7\ldots8\texttt{i}}endfor
DIV_S.H
       for i in 0 .. WRLEN/16-1
           WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} div WR[wt]_{16i+15..16i}endfor
DIV_S.W
       for i in 0 .. WRLEN/32-1
           WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} \text{ div } WR[wt]_{32i+31..32i}endfor
DIV_S.D
       for i in 0 .. WRLEN/64-1
           WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} div WR[wt]_{64i+63..64i}endfor
```
Exceptions:

Purpose: Vector Unsigned Divide

Vector unsigned divide.

Description: $wd[i] \leftarrow ws[i]$ udiv $wt[i]$

The unsigned integer elements in vector *ws* are divided by unsigned integer elements in vector *wt*. The result is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DIV_U.B
      for i in 0 .. WRLEN/8-1
                 \texttt{WR} \left[\texttt{wd}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \gets \texttt{WR} \left[\texttt{ws}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \texttt{udiv} \texttt{WR} \left[\texttt{wt}\right]_{8\texttt{i}+7\ldots8\texttt{i}}endfor
DIV_U.H
      for i in 0 .. WRLEN/16-1
           WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} udiv WR[wt]_{16i+15..16i}endfor
DIV_U.W
      for i in 0 .. WRLEN/32-1
           WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} udiv WR[wt]_{32i+31..32i}endfor
DIV_U.D
      for i in 0 .. WRLEN/64-1
           WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} udiv WR[wt]_{64i+63..64i}endfor
```
Exceptions:

Purpose: Vector Signed Dot Product

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

```
Description: (wd[2i+1], wd[2i]) \leftarrow signed(ws[2i+1]) * signed(wt[2i+1]) + signed(ws[2i]) *signed(wt[2i])
```
The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DOTP_S.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow dotp_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
DOTP_S.W
      for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow dotp_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)endfor
DOTP_S.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow dotp_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)endfor
function mulx_s(ts, tt, n)
    s \leftarrow (\text{ts}_{n-1})^n \mid | \text{ts}_{n-1..0}t \leftarrow (tt_{n-1})^n || tt_{n-1..0}p \leftarrow s * t
    return p_{2n-1..0}endfunction mulx_s
function dotp s(ts, tt, n)
    p1 \leftarrow \text{mult}_{S}(\text{ts}_{2n-1..n}, \text{ tt}_{2n-1..n}, n)\texttt{p0} \gets \texttt{mulx\_s(ts_{n-1..0}}, \texttt{tt_{n-1..0}}, \texttt{n})p \leftarrow p1 + p0return p_{2n-1..0}endfunction dotp_s
```
Exceptions:

Purpose: Vector Unsigned Dot Product

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

```
Description: (wd[2i+1], wd[2i]) \leftarrow unsigned(ws[2i+1]) * unsigned(wt[2i+1]) +
unsigned(ws[2i]) * unsigned(wt[2i])
```
The unsigned integer elements in v ector *wt* are multiplied by unsigned integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adj acent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DOTP_U.H
      for i in 0 .. WRLEN/16-1
          WR[wd]_{16i+15..16i} \leftarrow dotp_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
DOTP_U.W
      for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow dotp_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)endfor
DOTP_U.D
      for i in 0 .. WRLEN/64-1
          WR[wd]_{64i+63..64i} \leftarrow dotp_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)endfor
function mulx_u(ts, tt, n)
     \texttt{s}~\leftarrow~\texttt{0}^{\texttt{n}}~\left|\right. \left|\right. \;\texttt{ts}_{\texttt{n-1} \dots \texttt{0}}t \leftarrow 0^n || tt_{n-1..0}p \leftarrow s * t
    return p_{2n-1..0}endfunction mulx_s
function dotp u(ts, tt, n)
    p1 \leftarrow \text{mult}_{2n-1..n}, \text{tt}_{2n-1..n}, n)\texttt{p0} \gets \texttt{mulx\_u}(\texttt{ts}_{n-1..0}, \texttt{tt}_{n-1..0}, \texttt{n})p \leftarrow p1 + p0return p_{2n-1..0}endfunction dotp_u
```
Exceptions:

Purpose: Vector Signed Dot Product and Add

Vector signed dot p roduct (multiply and then pairwise add the adjacent multiplication results) and add to double width elements.

```
Description: (wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + signed(ws[2i+1]) *signed(wt[2i+1]) + signed(ws[2i]) * signed(wt[2i])
```
The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPADD_S.H
      for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrowWR[wd]_{16i+15..16i} + dotp_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
DPADD_S.W
      for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> \leftarrowWR[wd]_{32i+31..32i} + dotp_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
     endfor
DPADD_S.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrowWR[wd]_{64i+63..64i} + dotp_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid | ts_{n-1...0}t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function dotp s(ts, tt, n)
     \texttt{pl} \gets \texttt{mulx\_s}(\texttt{ts}_{2n-1..n}, \texttt{tt}_{2n-1..n}, \texttt{n})p0 \leftarrow \text{mult}_{s}(ts_{n-1..0}, \text{tt}_{n-1..0}, n)
```
 $p \leftarrow p1 + p0$ $return p_{2n-1..0}$ endfunction dotp_s

Exceptions:

Purpose: Vector Unsigned Dot Product and Add

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width results.

```
Description: (wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + unsigned(ws[2i+1]) *unsigned(wt[2i+1]) + unsigned(ws[2i]) * unsigned(wt[2i])
```
The unsigned integer elements in v ector *wt* are multiplied by unsigned integer elements in vector *ws* producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPADD_U.H
      for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrowWR[wd]_{16i+15..16i} + dotp_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
DPADD_U.W
      for i in 0 .. WRLEN/32-1
         WR[wd]<sub>32i+31..32i</sub> \leftarrowWR[wd]_{32i+31..32i} + dotp_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
     endfor
DPADD_U.D
      for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> \leftarrowWR[wd]_{64i+63..64i} + dotp_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
     endfor
function mulx_u(ts, tt, n)
     s \leftarrow 0^n || ts<sub>n-1..0</sub>
     t \leftarrow 0^n || tt_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function dotp u(ts, tt, n)
     \texttt{p1} \gets \texttt{mulx\_u}(\texttt{ts}_{2n-1..n}, \texttt{tt}_{2n-1..n}, \texttt{n})p0 \leftarrow \text{mult}_{n-1...0}, \text{tt}_{n-1...0}, n)
```
 $p \leftarrow p1 + p0$ $return p_{2n-1..0}$ endfunction dotp_u

Exceptions:

Purpose: Vector Signed Dot Product and Subtract

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

```
Description: (wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) - (signed(ws[2i+1]) *signed(wt[2i+1]) + signed(ws[2i]) * signed(wt[2i]))
```
The signed integer elements in vector *wt* are multiplied by signed integer elements in vector *ws* producing a signed result twice the size of the input ope rands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector *wd* to a signed result.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPSUB_S.H
      for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrowWR[wd]_{16i+15..16i} - dotp_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
     endfor
DPSUB_S.W
      for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> \leftarrow\texttt{WR}[wd]_{32i+31..32i} - \texttt{dotp\_s}(\texttt{WR}[ws]_{32i+31..32i}, \texttt{WR}[wt]_{32i+31..32i}, \texttt{16})endfor
DPSUB_S.D
      for i in 0 .. WRLEN/64-1
          WR[wd]<sub>64i+63..64i</sub> \leftarrowWR[wd]_{64i+63..64i} - dotp_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid | ts_{n-1...0}t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function dotp_s(ts, tt, n)
     \texttt{pl} \gets \texttt{mulx\_s}(\texttt{ts}_{2n-1..n}, \texttt{tt}_{2n-1..n}, \texttt{n})p0 \leftarrow \text{mult}_{s}(ts_{n-1..0}, \text{tt}_{n-1..0}, n)
```
 $p \leftarrow p1 + p0$ $return p_{2n-1..0}$ endfunction dotp_s

Exceptions:

Purpose: Vector Unsigned Dot Product and Subtract

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

```
Description: (wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) - (unsigned(ws[2i+1]) \leftarrowunsigned(wt[2i+1]) + unsigned(ws[2i]) * unsigned(wt[2i]))
```
The unsigned integer elements in vector *wt* are multiplied by unsigned integer elements in vector *ws* producing a positive, unsigned result twice the size of the input operands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector *wd* to a signed result.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
DPSUB_U.H
      for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrowWR[wd]_{16i+15..16i} - dotp_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
     endfor
DPSUB_U.W
      for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> \leftarrowWR[wd]_{32i+31..32i} - dotp_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
     endfor
DPSUB_U.D
      for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> \leftarrowWR[wd]_{64i+63..64i} - dotp_u(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 32)
     endfor
function mulx_u(ts, tt, n)
     s \leftarrow 0^n || ts<sub>n-1..0</sub>
     t \leftarrow 0^n || tt_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function dotp u(ts, tt, n)
     \texttt{p1} \gets \texttt{mulx\_u}(\texttt{ts}_{2n-1..n}, \texttt{tt}_{2n-1..n}, \texttt{n})p0 \leftarrow \text{mult}_{n-1...0}, \text{tt}_{n-1...0}, n)
```
 $p \leftarrow p1 + p0$ $return p_{2n-1..0}$ endfunction dotp_u

Exceptions:

Purpose: Vector Floating-Point Addition

Vector floating-point addition.

Description: $wd[i] \leftarrow ws[i] + wt[i]$

The floating-point elements in vector *wt* are added to the floating-point elements in vector *ws*. The result is written to vector *wd*.

The add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FADD.W
    for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow AddFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
FADD.D
     for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} \leftarrow AddFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function AddFP(tt, ts, n)
   /* Implementation defined add operation. */
endfunction AddFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Always False

Vector to vector floating-point quiet compare always false; all destination bits are clear.

Description: $wd[i] \leftarrow quietFalse(ws[i], wt[i])$

Set all bits to 0 in *wd* elements. Signaling NaN elements in *ws* or *wt* signal Invalid Operation exception.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCAF.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow QuietFALSE(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor
FCAF.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow QuietFALSE(WR[ws]<sub>641+63..64i</sub>, WR[wt]<sub>641+63..64i, 64)</sub>
    endfor
function QuietFALSE(tt, ts, n)
    /* Implementation defined signaling NaN test */
   return 0
endfunction QuietFALSE
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Equal

Vector to vector floating-point quiet compare for equality; if true all destination bits are set, otherwise clear.

 $Description: wd[i] \leftarrow (ws[i] = (quiet) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered and equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCEQ.W
     for i in 0 .. WRLEN/32-1
         c \leftarrow EqualFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
FCEQ.D
     for i in 0 .. WRLEN/64-1
         c \leftarrow EqualFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
         WR[wd]_{64i+63..64i} \leftarrow c^{64}endfor
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```
Exceptions:

Purpose: Vector Floating-Point Class Mask

Vector floating-point class shown as a bit mask for Zero, Negative, Infinite, Subnormal, Quiet NaN, or Signaling NaN.

Description: $wd[i] \leftarrow class(ws[i])$

Store in each element of v ector *wd* a bit mask reflecting the floating-point class of the correspo nding element of vector *ws*.

The mask has 10 bits as follows. Bits 0 and 1 indicate NaN values: signaling NaN (bit 0) and quiet NaN (bit 1). Bits 2, 3, 4, 5 classify negative values: infinity (bit 2), normal (bit 3), subnormal (bit 4), and zer o (bit 5). Bits 6, 7, 8, 9 classify positive values:infinity (bit 6), normal (bit 7), subnormal (bit 8), and zero (bit 9).

The input values and generated bit masks are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FCLASS.W
      for i in 0 .. WRLEN/32-1
            c \leftarrow \text{ClassFP}(WR[ws]_{32\text{ }i+31..32i}, 32)WR[wd]_{32i+31..32i} \leftarrow 0^{\overline{2}\overline{2}} \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{bmatrix}endfor
FCLASS.D
      for i in 0 .. WRLEN/64-1
           \texttt{c} \gets \texttt{ClassFP}(\texttt{WR}[\texttt{ws}]_{64\texttt{i}+63..64\texttt{i}}, \texttt{64})WR[wd]_{64i+63...64i} \leftarrow 0^{54} || c_{9...0}endfor
function ClassFP(tt, n)
     /* Implementation defined class operation. */
endfunction ClassFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Less or Equal

Vector to vector floating-point quiet compare for less than or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq (quite) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are ordered and either less than or equal to *wt* floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCLE.W
     for i in 0 .. WRLEN/32-1
        c ← LessFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         d \leftarrow EqualFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32}endfor
FCLE.D
     for i in 0 .. WRLEN/64-1
        c \leftarrow LessFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
         d \leftarrow EqualFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
         WR[wd]_{64i+63..64i} \leftarrow (c \mid d)^{64}endfor
function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Less Than

Vector to vector floating-point quiet compare for less than; if true all destination bits are set, otherwise clear.

 $Description:$ $wd[i] \leftarrow (ws[i] \leftarrow (quiet) \text{ wt[i]})$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are ordered and less than *wt* floatingpoint elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCLT.W
     for i in 0 .. WRLEN/32-1
         c \leftarrow LessFP(WR[ws]<sub>321+31..32i</sub>, WR[wt]<sub>321+31..32i</sub>, 32)
         WR[wd]<sub>32i+31..32i</sub> \leftarrow c^{32}endfor
FCLT.D
     for i in 0 .. WRLEN/64-1
         c \leftarrow LessFP(WR[ws]<sub>641+63..64i</sub>, WR[wt]<sub>641+63..64i, 64)</sub>
         WR[wd]<sub>64i+63..64i</sub> \leftarrow c^{64}endfor
function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Not Equal

Vector to vector floating-point quiet compare for not equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \neq (quite) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered and not equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCNE.W
       for i in 0 .. WRLEN/32-1
            \mathtt{c}\ \leftarrow\ \mathtt{NotEqualFP}\left(\mathtt{WR}\left[\mathtt{ws}\right]_{32\mathtt{i}+31\ldots32\mathtt{i}},\ \mathtt{WR}\left[\mathtt{wt}\right]_{32\mathtt{i}+31\ldots32\mathtt{i}},\ \mathtt{32}\right)WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
FCNE.D
       for i in 0 .. WRLEN/64-1
            c \leftarrow NotEqualFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
           \texttt{WR}[\texttt{wd}]_{64\texttt{i}+63\ldots64\texttt{i}} \leftarrow \texttt{c}^{64}endfor
function NotEqualFP(tt, ts, n)
      /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Ordered

Vector to vector floating-point quiet compare ordered; if true all destination bits are set, otherwise clear.

 $Description: wd[i] \leftarrow ws[i] !?(quist) wt[i]$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCOR.W
     for i in 0 .. WRLEN/32-1
         c \leftarrowOrderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         WR[wd]<sub>32i+31..32i</sub> \leftarrow c^{32}endfor
FCOR.D
     for i in 0 .. WRLEN/64-1
         c \leftarrow OrderedFP(WR[ws]<sub>64i+63</sub>..64i, WR[wt]<sub>64i+63</sub>..64i, 64)
         WR[wd]<sub>64i+63..64i</sub> \leftarrow c^{64}endfor
function OrderedFP(tt, ts, n)
    /* Implementation defined quiet ordered compare operation. */
endfunction OrderedFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Unordered or Equal

Vector to vector floating-point quiet compare for unordered or equality; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] =?(quiet) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCUEQ.W
     for i in 0 .. WRLEN/32-1
        c ← UnorderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         d \leftarrow EqualFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32}endfor
FCUEQ.D
     for i in 0 .. WRLEN/64-1
        c \leftarrow UnorderedFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
         d \leftarrow EqualFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
         WR[wd]_{64i+63..64i} \leftarrow (c \mid d)^{64}endfor
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 163

Purpose: Vector Floating-Point Quiet Compare Unordered or Less or Equal

Vector to vector floating-point quiet compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq ?(quiet) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than or equal to *wt* floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCULE.W
      for i in 0 .. WRLEN/32-1
          c ← UnorderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          \texttt{d} \gets \texttt{LessFP}(\texttt{WR}[\texttt{ws}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{WR}[\texttt{wt}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{32})e ← EqualFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          WR[wd]_{32i+31...32i} \leftarrow (c | d | e)^{32}endfor
FCULE.D
      for i in 0 .. WRLEN/64-1
          \texttt{c} \gets \texttt{UnorderedFP}(\texttt{WR}[\texttt{ws}]_{64\texttt{i}+63\ldots64\texttt{i}}, \texttt{WR}[\texttt{wt}]_{64\texttt{i}+63\ldots64\texttt{i}}, \texttt{64})d \leftarrow LessFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
          \texttt{e}\ \leftarrow\ \texttt{EqualFP(WR\,[ws]\,}_{64\,i+63\,\ldots\,64\,i},\ \ \texttt{WR\,[wt]\,}_{64\,i+63\,\ldots\,64\,i},\ \ 64)}WR[wd]_{64i+63..64i} \leftarrow (c | d | e)^{64}endfor
function UnorderedFP(tt, ts, n)
     /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function LessThanFP(tt, ts, n)
     /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```

```
function EqualFP(tt, ts, n)
   /* Implementation defined quiet equal compare operation. */
endfunction EqualFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Unordered or Less Than

Vector to vector floating-point quiet compare for unordered or less than; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq ?(quiet) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than *wt* floatingpoint elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCULT.W
      for i in 0 .. WRLEN/32-1
           c ← UnorderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
           d \leftarrow LessFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
           WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32}endfor
FCULT.D
      for i in 0 .. WRLEN/64-1
           \texttt{c}\ \leftarrow\ \texttt{LessFP}\left(\texttt{WR}\left[\texttt{ws}\right]_{64\texttt{i}+63\ldots64\texttt{i}},\ \texttt{WR}\left[\texttt{wt}\right]_{64\texttt{i}+63\ldots64\texttt{i}},\ \texttt{64}\right)\texttt{d} \leftarrow \texttt{UnorderedFP}(\texttt{WR}[\texttt{ws}]_{64\texttt{i}+63\ldots 64\texttt{i}}, \texttt{WR}[\texttt{wt}]_{64\texttt{i}+63\ldots 64\texttt{i}}, \texttt{64})WR[wd]_{64i+63..64i} \leftarrow c^{64}endfor
function UnorderedFP(tt, ts, n)
     /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function LessThanFP(tt, ts, n)
     /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 166

Purpose: Vector Floating-Point Quiet Compare Unordered

Vector to vector floating-point quiet compare unordered; if true all destination bits are set, otherwise clear.

 $Description: wd[i] \leftarrow (ws[i] ?(quiet) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCUN.W
     for i in 0 .. WRLEN/32-1
         c ← UnorderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
FCUN.D
     for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
         \texttt{WR}[\texttt{wd}]_{64\texttt{i}+63..64\texttt{i}} \leftarrow \texttt{c}^{64}endfor
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
```
Exceptions:

Purpose: Vector Floating-Point Quiet Compare Unordered or Not Equal

Vector to vector floating-point quiet compare for unordered or not equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \neq ?(quiet) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or not equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FCUNE.W
      for i in 0 .. WRLEN/32-1
          c ← UnorderedFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          d \leftarrow \text{NotEqualFP}(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32i}endfor
FCUNE.D
      for i in 0 .. WRLEN/64-1
          \texttt{c}\ \leftarrow\ \texttt{UnorderedFP}\left(\texttt{WR}\left[\texttt{ws}\right]_{64\texttt{i}+63\ldots64\texttt{i}},\ \texttt{WR}\left[\texttt{wt}\right]_{64\texttt{i}+63\ldots64\texttt{i}},\ \texttt{64}\right)d \leftarrow \text{NotEqualFP}(\text{WR}[\text{ws}]_{64i+63...64i}, \text{WR}[\text{wt}]_{64i+63...64i}, 64)WR[wd]_{64i+63..64i} \leftarrow (c \mid d)^{64}endfor
function UnorderedFP(tt, ts, n)
     /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
function NotEqualFP(tt, ts, n)
     /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 168

Purpose: Vector Floating-Point Division

Vector floating-point division.

Description: $wd[i] \leftarrow ws[i] / wt[i]$

The floating-point elements in vector *ws* are divided by the floating-point elements in vector *wt*. The result is written to vector *wd*.

The divide operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FDIV.W
    for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow DivideFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
FDIV.D
    for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} \leftarrow DivideFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function DivideFP(tt, ts, n)
   /* Implementation defined divide operation. */
endfunction DivideFP
```
Exceptions:

Vector conversion to smaller interchange format.

Description: $left_half(wd)$ [i] \leftarrow down_convert(ws[i]); right_half(wd)[i] \leftarrow down convert(wt[i])

The floating-point elements in vectors *ws* and *wt* are down-converted to a smaller interchange format, i.e. from 64-bit to 32-bit, or from 32-bit to 16-bit.

The format down-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic $754TM$ -2008.

16-bit floating-point results are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format d ouble the size of *df*. The results are floating-point values in data format of *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXDO.H
     for i in 0 .. WRLEN/32-1
         f \leftarrow DownConvertFP(WR[ws]<sub>32i+31..32i</sub>, 32)
         g \leftarrow DownConvertFP(WR[wt]<sub>32i+31..32i</sub>, 32)
         \texttt{WR} \left[\texttt{wd}\right]_{\texttt{16i+15+WRLEN}/\texttt{2.16i+WRLEN}/\texttt{2}} \leftarrow \texttt{f}WR[wd]<sub>16i+15..16i</sub> \leftarrow g
    endfor
FEXDO.W
     for i in 0 .. WRLEN/64-1
          f \leftarrow DownConvertFP(WR[ws]<sub>64i+63..64i</sub>, 64)
         g \leftarrow DownConvertFP(WR[wt]<sub>64i+63..64i</sub>, 64)
         WR[wd]_{32i+31+WRLEN/2..32i+WRLEN/2} \leftarrow fWR[wd]_{32i+31..32i} \leftarrow gendfor
function DownConvertFP(tt, n)
     /* Implementation defined format down-conversion. */
endfunction DownConvertFP
```
Exceptions:

Purpose: Vector Floating-Point Base 2 Exponentiation

Vector floating-point base 2 exponentiation.

Description: $wd[i] \leftarrow ws[i] * 2^{wt[i]}$

The floating-point elements in vector *ws* are scaled, i.e. multiplied, by 2 to the power of integer elements in vector *wt*. The result is written to vector *wd*.

The operation is the homogeneous $scaleB()$ as defined by the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008.

The *ws* operands and *wd* results are values in floating-point data format *df*. The *wt* operands are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXP2.W
    for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow Exp2FP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i})endfor
FEXP2.D
     for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} \leftarrow Exp2FP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i})endfor
function Exp2FP(tt, ts, n)
   /* Implementation defined tt * 2^{ts} operation. */
endfunction Exp2FP
```
Exceptions:

Purpose: Vector Floating-Point Up-Convert Interchange Format Left

Vector left elements conversion to wider interchange format.

 $Description: wd[i] \leftarrow up_convert(left_half(ws)[i])$

The left half floating-point elements in vector *ws* are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector *wd*.

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format half the size of *df*. The results are floating-point values in data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXUPL.W
      for i in 0 .. WRLEN/32-1
          \texttt{f} \gets \texttt{UpConvertFP}(\texttt{WR}[\texttt{ws}]_{\texttt{16i+15+WRLEN}/2\ldots\texttt{16i+WRLEN}/2}, \texttt{16})WR[wd]_{32i+31..32i} \leftarrow fendfor
FEXUPL.D
      for i in 0 .. WRLEN/64-1
          \texttt{f} \gets \texttt{UpConvertFP}(\texttt{WR}[\texttt{ws}]_{32\texttt{i}+31+\texttt{WRLEN}/2\ldots32\texttt{i}+\texttt{WRLEM}/2}, \texttt{32})WR[wd]_{64i+63..64i} \leftarrow fendfor
function UpConvertFP(tt, n)
     /* Implementation defined format up-conversion. */
endfunction UpConvertFP
```
Exceptions:

Purpose: Vector Floating-Point Up-Convert Interchange Format Right

Vector right elements conversion to wider interchange format.

 $Description: wd[i] \leftarrow up_convert(right_half(ws)[i])$

The right half floating-point elements in vector *ws* are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector *wd*.

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*.

The operands are values in floating-point data format half the size of *df*. The results are floating-point values in data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FEXUPR.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow UpConvertFP(WR[ws]<sub>16i+15..16i</sub>, 16)
        WR[wd]_{32i+31..32i} \leftarrow fendfor
FEXUPR.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow UpConvertFP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function UpConvertFP(tt, n)
    /* Implementation defined format up-conversion. */
endfunction UpConvertFP
```
Exceptions:

Purpose: Vector Floating-Point Round and Convert from Signed Integer

Vector floating-point round and convert from signed integer.

Description: wd[i] ← from_int_s(ws[i])

The signed integer elements in *ws* are converted to floating-point values. The result is written to vector *wd*.

The integer to floating-point conversion operation is defined by the IEEE Standard for Float ing-Point Arithmetic $754^{TM} - 2008$.

The operands are values in integer data format *df*. The results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FFINT_S.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow FromIntSignedFP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow fendfor
FFINT_S.D
    for i in 0 .. WRLEN/64-1
        f \leftarrow FromIntSignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function FromFixPointFP(tt, n)
   /* Implementation defined signed integer to floating-point
           conversion. */
endfunction FromFixPointFP
```
Exceptions:

Purpose: Vector Floating-Point Convert from Unsigned Integer

Vector floating-point convert from unsigned integer.

 $Description: wd[i] \leftarrow from_int_u(ws[i])$

The unsigned integer elements in *ws* are converted to floating-point values. The result is written to vector *wd*.

The integer to floating-point conversion operation is defined by the IEEE Standard for Float ing-Point Arithmetic 754TM-2008.

The operands are values in integer data format *df*. The results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FFINT_U.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow FromIntUnsignedFP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow fendfor
FFINT_U.D
    for i in 0 .. WRLEN/64-1
        f \leftarrow FromIntUnsignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function FromIntUnsignedFP(tt, n)
   /* Implementation defined unsigned integer to floating-point
           conversion. */
endfunction FromIntUnsignedFP
```
Exceptions:

FFQL.W wd,ws **MSA** FFQL.D wd,ws **MSA**

Purpose: Vector Floating-Point Convert from Fixed-Point Left

Vector left fix-point elements format conversion to floating-point doubling the element width.

Description: $wd[i] \leftarrow from q(left half(ws)[i])$

The left half fixed-point elements in vector *ws* are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector *wd*.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by 2^{15} or 2^{31}) and then the resulting floating-point value is scaled down (divided by 2^{15} or 2^{31}).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of *df*. The results are floating-point values in data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FFQL.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow FromFixPointFP(WR[ws]<sub>16i+15+WRLEN</sub>/2..16i+WRLEN/2, 16)
        WR[wd]_{32i+31...32i} \leftarrow fendfor
FFQL.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow FromFixPointFP(WR[ws]<sub>32i+31+WRLEN</sub>/2..32i+WRLEN/2, 32)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
endfunction FromFixPointFP
```
Exceptions:

Purpose: Vector Floating-Point Convert from Fixed-Point Right

Vector right fix-point elements format conversion to floating-point doubling the element width.

Description: $wd[i] \leftarrow from q(right half(ws)[i])$;

The right half fixed-point elements in vector *ws* are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector *wd*.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by 2^{15} or 2^{31}) and then the resulting floating-point value is scaled down (divided by 2^{15} or 2^{31}).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of *df*. The results are floating-point values in data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FFQR.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow FromFixPointFP(WR[ws]<sub>16i+15..16i</sub>, 16)
        WR[wd]_{32i+31...32i} \leftarrow fendfor
FFQR.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow FromFixPointFP(WR[wt]<sub>32i+31..32i</sub>, 32)
        WR[ws]_{64i+63..64i} \leftarrow fendfor
function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
endfunction FromFixPointFP
```
Exceptions:

Purpose: Vector Fill from GPR

Vector elements replicated from GPR.

Description: $wd[i] \leftarrow rs$

Replicate GPR *rs* value to all elements in vector *wd*. If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
FILL.B
       for i in 0 .. WRLEN/8-1
            WR[wd]_{8i+7..8i} \leftarrow GPR[rs]_{7..0}endfor
FILL.H
       for i in 0 .. WRLEN/16-1
            \texttt{WR} \left[\texttt{wd}\right]_{\texttt{16i+15..16i}} \gets \texttt{GPR} \left[\texttt{rs}\right]_{\texttt{15..0}}endfor
FILL.W
       for i in 0 .. WRLEN/32-1
            \texttt{WR}[\texttt{wd}]_{32\texttt{i}+31..32\texttt{i}} \gets \texttt{GPR}[\texttt{rs}]_{31..0}endfor
```
Exceptions:

Purpose: Vector Floating-Point Base 2 Logarithm

Vector floating-point base 2 logarithm.

Description: $wd[i] \leftarrow log2(ws[i])$

The signed integral base 2 e xponents of floating-point elements in vector *ws* are written as floating-point values to vector elements *wd*.

This operation is the hom ogeneous base 2 **logB()** as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The *ws* operands and *wd* results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic $754TM$ -2008.

Operation:

```
FLOG2.W
     for i in 0 .. WRLEN/32-1
        1 \leftarrow Log2FP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow 1endfor
FLOG2.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow Log2FP(WR[ws]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function Log2FP(tt, n)
    /* Implementation defined logarithm base 2 operation. */
endfunction Log2FP
```
Exceptions:

Purpose: Vector Floating-Point Multiply-Add

Vector floating-point multiply-add

 $Description: wd[i] \leftarrow wd[i] + ws[i] * wt[i]$

The floating-point elements in vector *wt* multiplied by floating-point elements in vector *ws* are added to the floatingpoint elements in vector *wd*. The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. The multiplication between an infinity and a zero si gnals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMADD.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31...32i} \leftarrowMultiplyAddFP(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
    endfor
FMADD.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrowMultiplyAddFP(WR[wd]<sub>64i+63..64i</sub>, WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
        endfor
function MultiplyAddFP(td, tt, ts, n)
    /* Implementation defined multiply add operation. */
```
endfunction MultiplyAddFP

Exceptions:

Vector floating-point maximum.

Description: $wd[i] \leftarrow max(ws[i], wt[i])$

The largest values between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The largest value is defined by the maxNum operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMAX.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow MaxFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
FMAX.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow \text{MaxFP}(WR[ws]_{64i+63..64i}, \text{ WR}[wt]_{64i+63..64i}, 64)endfor
function MaxFP(tt, ts, n)
    /* Implementation defined, returns the largest argument. */
endfunction MaxFP
```
Exceptions:

Purpose: Vector Floating-Point Maximum Based on Absolute Values

Vector floating-point maximum based on the magnitude, i.e. absolute values.

Description: $wd[i] \leftarrow absolute_value(ws[i]) > absolute_value(wt[i])$? $ws[i] : wt[i]$

The value with the largest magnitude, i.e. absolute value, between corresponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The largest absolute value is defined by the maxNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic $754TM$ -2008.

Operation:

```
FMAX_A.W
     for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31...32i} \leftarrow MaxAbsoluteFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)endfor
FMAX_A.D
     for i in 0 .. WRLEN/64-1
       WR[wd]<sub>64i+63..64i</sub> \leftarrow MaxAbsoluteFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    endfor
function MaxAbsoluteFP(tt, ts, n)
    /* Implementation defined, returns the argument with largest
           absolute value. For equal absolute values, returns the largest
           argument.*/
endfunction MaxAbsoluteFP
```
Exceptions:

Vector floating-point minimum.

Description: $wd[i] \leftarrow min(ws[i], wt[i])$

The smallest value between corresponding floating-point elements in v ector *ws* and v ector *wt* are written to vector *wd*.

The smallest value is defined by the minNum operation in the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic $754TM$ -2008.

Operation:

```
FMIN.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow MinFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
FMIN.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow MinFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    endfor
function MinFP(tt, ts, n)
    /* Implementation defined, returns the smallest argument. */endfunction MinFP
```
Exceptions:

Purpose: Vector Floating-Point Minimum Based on Absolute Values

Vector floating-point minimum based on the magnitude, i.e. absolute values.

 $Description:$ $wd[i] \leftarrow absolute_value(ws[i]) < absolute_value(wt[i])$? $ws[i] : wt[i]$

The value with the smallest magnitude, i.e. absol ute value, between corres ponding floating-point elements in vector *ws* and vector *wt* are written to vector *wd*.

The smallest absolute value is defined by the minNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic $754TM$ 2008.

Operation:

```
FMIN_A.W
     for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31...32i} \leftarrow MinAbsoluteFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)endfor
FMIN_A.D
    for i in 0 .. WRLEN/64-1
       WR[wd]<sub>64i+63..64i</sub> \leftarrow MinAbsoluteFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    endfor
function MinAbsoluteFP(tt, ts, n)
    /* Implementation defined, returns the argument with smallest
           absolute value. For equal absolute values, returns the smallest
            argument.*/
endfunction MinAbsoluteFP
```
Exceptions:

Purpose: Vector Floating-Point Multiply-Sub

Vector floating-point multiply-sub

 $Description: wd[i] \leftarrow wd[i] - ws[i] * wt[i]$

The floating-point elements in vector *wt* multiplied by floating-point elements in vector *ws* are subtracted from the floating-point elements in vector *wd*. The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMSUB.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31...32i} \leftarrowMultiplySubFP(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
    endfor
FMSUB.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrowMultiplySubFP(WR[wd]_{64i+63..64i}, WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function MultiplySubFP(td, tt, ts, n)
    /* Implementation defined multiply subtract operation. */
```

```
endfunction MultiplySubFP
```
Exceptions:

Purpose: Vector Floating-Point Multiplication

Vector floating-point multiplication.

Description: $wd[i] \leftarrow ws[i] * wt[i]$

The floating-point elements in vector *wt* are multiplied by the floating-point elements in vector *ws*. The result is written to vector *wd*.

The multiplication operation is defined by the IEEE Standard for Floating-Point Arithmetic $754TM$ -2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FMUL.W
     for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31...32i} \leftarrow MultiplyFP(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)endfor
FMUL.D
     for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} \leftarrow MultiplyFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function MultiplyFP(tt, ts, n)
    /* Implementation defined multiplication operation. */
endfunction MultiplyFP
```
Exceptions:

Purpose: Vector Approximate Floating-Point Reciprocal

Vector floating-point reciprocal.

Description: $wd[i] \leftarrow 1.0 / ws[i]$

The reciprocals of fl oating-point elements in vector *ws* are calculated as specif ied below. The result is w ritten to vector *wd*.

The compliant reciprocal operation is defined as 1.0 divided by element value, where the IEEE Standard for Floating-Point Arithmetic 754TM-2008 defined divide operation is affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. The compliant reciprocals signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008 for the divide operation.

The reciprocal operation is allowed to be approximate. The approximation differs from the compliant reciprocal representation by no more than one unit in the least significant place. Approximate reciprocal operations signal the Inexact exception if the compliant reciprocal is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal. Approximate reciprocal operations are allowed to not signal the Overflow or Underflow exceptions. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008 defined divide operation.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FRCP.W
     for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow ReciprocalFP(WR[ws]_{32i+31..32i}, 32)endfor
FRCP.D
     for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} \leftarrow ReciprocalFP(WR[ws]_{64i+63..64i}, 64)endfor
function ReciprocalFP(tt, ts, n)
    /* Implementation defined Reciprocal operation. */
endfunction ReciprocalFP
```
Exceptions:

Purpose: Vector Floating-Point Round to Integer

Vector floating-point round to integer.

Description: wd[i] ← round_int(ws[i])

The floating-point elements in vector *ws* are rounded to an integral valued floating-point number in the same format based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The round to integer operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FRINT.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow RoundIntFP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow fendfor
FRINT.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow RoundIntFP(WR[ws]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function RoundIntFP(tt, n)
    /* Implementation defined round to integer operation. */
endfunction RoundIntFP
```
Exceptions:

Purpose: Vector Approximate Floating-Point Reciprocal of Square Root

Vector floating-point reciprocal of square root.

Description: $wd[i] \leftarrow 1.0 / sqrt(ws[i])$

The reciprocals of the square roots of floating-point elements in vector *ws* are calculated as specif ied below. The result is written to vector *wd*.

The compliant reciprocal of the square root operation is defined as 1.0 di vided by the square root of the element value, where the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008 defined divide and square root operations are affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. The compliant reciprocals of the square roots signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008 for the divide and square roots operations.

The reciprocal of the square root operation is allowed to be approximate. The approximation differs from the compliant reciprocal of the square root representation by no more than two units in the least significant place. Approximate reciprocal of the square root operations signal the Inexact exception if the compliant reciprocal of the square root is Inexact or if there is a chance the appr oximated result may differ from the compliant reciprocal of the square root. The Invalid and divide by Zero exceptions are signaled based on the IEEE Stand ard for Floating-Point Arithmetic 754^{TM} -2008 defined divide operation.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FRSQRT.W
     for i in 0 .. WRLEN/32-1
       f \leftarrow SquareRootReciprocalFP(WR[ws]<sub>32i+31</sub>.32i, 32)
       WR[wd]_{32i+31..32i} \leftarrow fendfor
FRSQRT.D
    for i in 0 .. WRLEN/64-1
        f \leftarrow SquareRootReciprocalFP(WR[ws]<sub>64i+63</sub>.64i, 64)
       WR[wd]_{64i+63..64i} \leftarrow fendfor
function SquareRootReciprocalFP(tt, ts, n)
    /* Implementation defined square root reciprocal operation. */
endfunction SquareRootReciprocalFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Always False

Vector to vector floating-point signaling compare always false; all destination bits are clear.

 $Description: wd[i] \leftarrow signalingFalse(ws[i], wt[i])$

Set all bits to 0 in *wd* elements. Signaling and quiet NaN elements in *ws* or *wt* signal Invalid Operation exception.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008.

Operation:

```
FSAF.W
    for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow SignalingFALSE(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
   endfor
FSAF.D
    for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} 
 SignalingFALSE(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
   endfor
function SignalingFALSE(tt, ts, n)
   /* Implementation defined signaling and quiet NaN test */
   return 0
endfunction SignalingFALSE
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Equal

Vector to vector floating-point signaling compare for equality; if true all destination bits are set, otherwise clear.

 $Description:$ wd[i] \leftarrow (ws[i] =(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSEQ.W
      for i in 0 .. WRLEN/32-1
          c ← EqualSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          \texttt{WR}[\texttt{wd}]_{32\texttt{i}+31..32\texttt{i}} \leftarrow \texttt{c}^{32}endfor
FSEQ.D
      for i in 0 .. WRLEN/64-1
          c \leftarrow EqualSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
          \texttt{WR}[\texttt{wd}]_{64\texttt{i}+63\ldots64\texttt{i}} \leftarrow \texttt{c}^{64}endfor
function EqualSigFP(tt, ts, n)
     /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Less or Equal

Vector to vector floating-point signaling compare for less than or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq (signaling) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are less than or equal to *wt* floatingpoint elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSLE.W
      for i in 0 .. WRLEN/32-1
         c \leftarrow LessSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          d \leftarrow EqualSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32i}endfor
FSLE.D
      for i in 0 .. WRLEN/64-1
         \texttt{c} \gets \texttt{LessSigFP}(\texttt{WR}[\texttt{ws}]_{64\texttt{i}+63\ldots64\texttt{i}}, \texttt{WR}[\texttt{wt}]_{64\texttt{i}+63\ldots64\texttt{i}}, \texttt{64})d \leftarrow EqualSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
          WR[wd]_{64i+63..64i} \leftarrow (c | d)^{64}endfor
function LessThanSigFP(tt, ts, n)
     /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
function EqualSigFP(tt, ts, n)
     /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 193

Purpose: Vector Floating-Point Signaling Compare Less Than

Vector to vector floating-point signaling compare for less than; if true all destination bits are set, otherwise clear.

 $Description: wd[i] \leftarrow (ws[i] \leq (signaling) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are less than *wt* floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSLT.W
     for i in 0 .. WRLEN/32-1
         c \leftarrow LessSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         WR[wd]<sub>32i+31..32i</sub> \leftarrow c^{32}endfor
FSLT.D
     for i in 0 .. WRLEN/64-1
         c \leftarrow LessSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
         WR[wd]<sub>64i+63..64i</sub> \leftarrow c^{64}endfor
function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Not Equal

Vector to vector floating-point signaling compare for not equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \neq (signaling) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are not equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSNE.W
     for i in 0 .. WRLEN/32-1
        c \leftarrow NotEqualSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
FSNE.D
     for i in 0 .. WRLEN/64-1
        c \leftarrow NotEqualSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow c^{64}endfor
function NotEqualSigFP(tt, ts, n)
    /* Implementation defined signaling not equal compare operation. */
endfunction NotEqualSigFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Ordered

Vector to vector floating-point signaling compare ordered; if true all destination bits are set, otherwise clear.

 $Description: wd[i] \leftarrow ws[i] !?(signaling) wt[i]$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSOR.W
     for i in 0 .. WRLEN/32-1
        c ← OrderedSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
FSOR.D
     for i in 0 .. WRLEN/64-1
        c \leftarrow OrderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
        WR[wd]_{64i+63..64i} \leftarrow c^{64}endfor
function OrderedSigFP(tt, ts, n)
    /* Implementation defined signaling ordered compare operation. */
endfunction OrderedSigFP
```
Exceptions:

FSQRT.D wd,ws **MSA**

Purpose: Vector Floating-Point Square Root

Vector floating-point square root.

 $Description: wd[i] \leftarrow sqrt(ws[i])$

The square roots of floating-point elements in vector *ws* are written to vector *wd*.

The square root operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSQRT.W
     for i in 0 .. WRLEN/32-1
       f \leftarrow SquareRootFP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow fendfor
FSQRT.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow SquareRootFP(WR[ws]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function SquareRootFP(tt, ts, n)
    /* Implementation defined square root operation. */
endfunction SquareRootFP
```
Exceptions:

Purpose: Vector Floating-Point Subtraction

Vector floating-point subtraction.

Description: $wd[i] \leftarrow ws[i] - wt[i]$

The floating-point elements in vector *wt* are subtracted from the floa ting-point elements in vector *ws*. The result is written to vector *wd*.

The subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The operands and results are values in floating-point data format *df*.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUB.W
     for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow SubtractFP(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
FSUB.D
     for i in 0 .. WRLEN/64-1
       WR[wd]_{64i+63..64i} \leftarrow SubtractFP(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function SubtractFP(tt, ts, n)
    /* Implementation defined subtract operation. */
endfunction SubtractFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Unordered or Equal

Vector to vector floating-point signaling compare for unordered or equality; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] =?(\text{signaling}) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUEQ.W
     for i in 0 .. WRLEN/32-1
         \mathtt{c}\ \leftarrow\ \mathtt{UnorderedSigFP}\ (\mathtt{WR}\ [\mathtt{ws}]_{32\mathtt{i}+31\ldots32\mathtt{i}},\ \mathtt{WR}\ [\mathtt{wt}]_{32\mathtt{i}+31\ldots32\mathtt{i}},\ \mathtt{32})d \leftarrow EqualSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32i}endfor
FSUEQ.D
      for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
         d \leftarrow EqualSigFP(WR[ws]<sub>64i+63</sub>.64i, WR[wt]<sub>64i+63</sub>.64i, 64)
         WR[wd]_{64i+63.64i} \leftarrow (c \mid d)^{6}endfor
function UnorderedSigFP(tt, ts, n)
     /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function EqualSigFP(tt, ts, n)
     /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 199

Purpose: Vector Floating-Point Signaling Compare Unordered or Less or Equal

Vector to vector floating-point signaling compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \leq ?(signaling) \leq w[t])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than or equal to *wt* floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSULE.W
      for i in 0 .. WRLEN/32-1
          \texttt{c} \gets \texttt{UnorderedSigFP}(\texttt{WR}[\texttt{ws}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{WR}[\texttt{wt}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{32})\texttt{d} \leftarrow \texttt{LessSign}(\texttt{WR}[\texttt{ws}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{WR}[\texttt{wt}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{32})e ← EqualSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          WR[wd]\frac{1}{32i+31..32i} \leftarrow (c | d | e)<sup>32</sup>
     endfor
FSULE.D
      for i in 0 .. WRLEN/64-1
          c \leftarrow UnorderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
          d \leftarrow LessSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
          e ← EqualSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
          WR[wd]\overline{64i+63..64i} \leftarrow (c \mid d \mid e)^{64}endfor
function UnorderedSigFP(tt, ts, n)
     /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function LessThanSigFP(tt, ts, n)
     /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
```

```
function EqualSigFP(tt, ts, n)
   /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Unordered or Less Than

Vector to vector floating-point signaling compare for unordered or less than; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \le ?(signaling) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* floating-point elements are unordered or less than *wt* floatingpoint elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSULT.W
     for i in 0 .. WRLEN/32-1
         \texttt{c} \gets \texttt{UnorderedSigFP}(\texttt{WR}[\texttt{ws}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{WR}[\texttt{wt}]_{32\texttt{i}+31..32\texttt{i}}, \texttt{32})d \leftarrow LessSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
          WR[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32i}endfor
FSULT.D
      for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
          d \leftarrow LessSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
          WR[wd]_{64i+63..64i} \leftarrow (c \mid d)^{64}endfor
function UnorderedSigFP(tt, ts, n)
     /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function LessThanSigFP(tt, ts, n)
     /* Implementation defined signaling less than compare operation. */
endfunction LessThanSigFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 202

Purpose: Vector Floating-Point Signaling Compare Unordered

Vector to vector floating-point signaling compare unordered; if true all destination bits are set, otherwise clear.

 $Description:$ wd[i] \leftarrow (ws[i] ?(signaling) wt[i])

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUN.W
     for i in 0 .. WRLEN/32-1
        c \leftarrow UnorderedSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow c^{32}endfor
FSUN.D
     for i in 0 .. WRLEN/64-1
        c \leftarrow UnorderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i, 64)</sub>
        WR[wd]_{64i+63..64i} \leftarrow c^{64}endfor
function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
```
Exceptions:

Purpose: Vector Floating-Point Signaling Compare Unordered or Not Equal

Vector to vector floating-point signaling compare for unordered or not equal; if true all destination bits are set, otherwise clear.

Description: $wd[i] \leftarrow (ws[i] \neq ?(signaling) wt[i])$

Set all bits to 1 in *wd* elements if the corresponding *ws* and *wt* floating-point elements are unordered or not equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register *MSACSR*. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are poss ible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
FSUNE.W
     for i in 0 .. WRLEN/32-1
         c \leftarrow UnorderedSigFP(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
         d \leftarrow \text{NotEqualSigFP}(WR[ws]_{32\frac{1}{4}+31..32\frac{1}{4}}, \, NR[wt]_{32\frac{1}{4}+31..32\frac{1}{4}}, \, 32)WR[wd]_{32i+31..32i} \leftarrow (c | d)^{32i}endfor
FSUNE.D
     for i in 0 .. WRLEN/64-1
         c \leftarrow UnorderedSigFP(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
         c \leftarrow NotEqualSigFP(WR[ws]<sub>641+63..64i</sub>, WR[wt]<sub>641+63..64i, 64)</sub>
         WR[wd]_{64i+63..64i} \leftarrow (c | d)^{\tilde{64}}endfor
function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP
function NotEqualSigFP(tt, ts, n)
    /* Implementation defined signaling not equal compare operation. */
endfunction NotEqualSigFP
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 204

Purpose: Vector Floating-Point Convert to Signed Integer

Vector floating-point convert to signed integer.

 $Description: wd[i] \leftarrow to_int_s(ws[i])$

The floating-point elements in *ws* are rounded and converted to signed integer values based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and nu meric operands converting to an in teger outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTINT_S.W
     for i in 0 .. WRLEN/32-1
        f \leftarrow \text{ToIntSignedFP}(\text{WR}[\text{ws}]_{32i+31...32i}, 32)WR[wd]_{32i+31..32i} \leftarrow fendfor
FTINT_S.D
     for i in 0 .. WRLEN/64-1
         f \leftarrow \text{ToIntSignedFP}(\text{WR}[\text{ws}]_{64\text{ i}+63...64\text{ i}}, 64)WR[wd]_{64i+63..64i} \leftarrow fendfor
function ToIntSignedFP(tt, n)
    /* Implementation defined floating-point rounding and signed
             integer conversion. */
endfunction ToIntSignedFP
```
Exceptions:

Purpose: Vector Floating-Point Round and Convert to Unsigned Integer

Vector floating-point round and convert to unsigned integer.

 $Description: wd[i] \leftarrow to_int_u(ws[i])$

The floating-point elements in *ws* are rounded and converted to unsigned integer values based on the rounding mode bits RM in MSA Control and Status Register *MSACSR*. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and nu meric operands converting to an in teger outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default result for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating_point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTINT_U.W
     for i in 0 .. WRLEN/32-1
       f \leftarrow ToIntUnsignedFP(WR[ws]<sub>32i+31..32i</sub>, 32)
        WR[wd]_{32i+31..32i} \leftarrow fendfor
FTINT_U.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow ToIntUnsignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
        WR[wd]_{64i+63..64i} \leftarrow fendfor
function ToIntUnsignedFP(tt, n)
    /* Implementation defined floating-point rounding and unsigned
            integer conversion. */
endfunction ToIntUnsignedFP
```
Exceptions:

Purpose: Vector Floating-Point Convert to Fixed-Point

Vector fix-point format conversion from floating-point.

```
Description: \text{left\_half(wd)}[i] \leftarrow \text{to\_q(ws[i])}; \text{right\_half(wd)}[i] \leftarrow \text{to\_q(wt[i])}
```
The floating-point elements in vectors *ws* and *wt* are down-converted to a fixed-point representation, i.e. from 64-bit floating-point to 32-bit Q31 fixed-point representation, or from 32-bit floating-point to 16-bit Q15 fixed-point representation.

The floating-point data inside the fixed-point range is first scaled up (multiplied by 2^{15} or 2^{31}) and then rounded and converted to a 16-bit or 32 -bit integer based on the ro unding mode bits RM in MSA Control and St atus Register *MSACSR*. The resulting value is the Q15 or Q31 representation.

The scaling and floating-point to integer conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754^{TM} -2008. The integer conversion operation is exact, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values signal the Invalid Operation exception. Numeric operands converting to fixed-point values outside the range of the destination format signal the Overflow and the Inexact exceptions. For positive numeric operands outside the range, the default result is the largest fixed-point value. The default result for negative numeric operands outside the range is the smallest fixed-point value. The default result for NaN operands is zero.

The operands are values in floating-point data format *df*. The results are fixed-point values in data format half the size of *df*.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTQ.H
      for i in 0 .. WRLEN/32-1
           q \leftarrow ToFixPointFP((WR[ws]_{32i+31...32i}, 32)
           r \leftarrow \text{ToFixPointFP}((\text{WR}[wt]_{32i+31..32i}, 32)\texttt{WR} \left[\texttt{wd}\right]_{\texttt{16i+15+WRLEN}/\texttt{2.16i+WRLEN}/\texttt{2}} \leftarrow \texttt{q}WR[wd]<sub>16i+15..16i</sub> \leftarrow r
     endfor
FTQ.W
      for i in 0 .. WRLEN/64-1
           q \leftarrow ToFixPointFP((WR[ws]<sub>64i+63..64i</sub>, 64)
           r \leftarrow \text{ToFixPointFP}((\text{WR}[wt]_{64i+63..64i}, 64))WR[wd]_{32i+31+WRLEN/2..32i+WRLEN/2} \leftarrow qWR[wd]_{32i+31..32i} \leftarrow rendfor
```
Exceptions:

Purpose: Vector Floating-Point Truncate and Convert to Signed Integer

Vector floating-point truncate and convert to signed integer.

 $Description:$ $wd[i] \leftarrow$ truncate_to_int_s(ws[i])

The floating-point elements in *ws* are truncated, i.e. rounded toward zero, to signed integer values. The rounding mode bits RM in MSA Control and Status Register *MSACSR* are not used. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and nu meric operands converting to an in teger outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTRUNC_S.W
     for i in 0 .. WRLEN/32-1
       f \leftarrow TruncToIntSignedFP(WR[ws]_{32i+31...32i}, 32)
       WR[wd]_{32i+31..32i} \leftarrow fendfor
FTRUNC_S.D
     for i in 0 .. WRLEN/64-1
        f \leftarrow TruncToIntSignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
       WR[wd]_{64i+63..64i} \leftarrow fendfor
function TruncToIntSignedFP(tt, n)
    /* Implementation defined floating-point truncation and signed
           integer conversion. */
endfunction TruncToIntSignedFP
```
Exceptions:

Purpose: Vector Floating-Point Truncate and Convert to Unsigned Integer

Vector floating-point truncate and convert to unsigned integer.

 $Description:$ $wd[i] \leftarrow$ truncate_to_int_u(ws[i])

The floating-point elements in *ws* are truncated, i.e. rounded toward zero, to unsigned integer values. The rounding mode bits RM in MSA Control and Status Register *MSACSR* are not used. The result is written to vector *wd*.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and nu meric operands converting to an in teger outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default value for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating_point data format *df*. The results are values in integer data format *df*.

Restrictions:

Data-dependent exceptions are possible.

Operation:

```
FTRUNC_U.W
    for i in 0 .. WRLEN/32-1
       f \leftarrow TruncToIntUnsignedFP(WR[ws]_{32i+31..32i}, 32)
       WR[wd]_{32i+31..32i} \leftarrow fendfor
FTRUNC_U.D
    for i in 0 .. WRLEN/64-1
       f \leftarrow TruncToIntUnsignedFP(WR[ws]<sub>64i+63..64i</sub>, 64)
       WR[wd]_{64i+63..64i} \leftarrow fendfor
function TruncToIntUnsignedFP(tt, n)
    /* Implementation defined floating-point truncation and unsigned
           integer conversion. */
endfunction TruncToIntUnsignedFP
```
Exceptions:

Purpose: Vector Signed Horizontal Add

Vector sign extend and pairwise add the odd elements with the even elements to double width elements

Description: $(wd[2i+1], wd[2i]) \leftarrow$ signed $(ws[2i+1]) +$ signed $(wt[2i])$

The sign-extended odd elements in vector *ws* are added to the sign-extended even elements in vector *wt* producing a result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HADD_S.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow \text{hadd\_s}(\text{WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 8)endfor
HADD_S.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow hadd_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)endfor
HADD_S.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow hadd_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)endfor
function hadd_s(ts, tt, n)
    t \;\gets\; (\,(ts_{2n-1})^{\,n}\;\mid\mid\; ts_{2n-1\ldots n}) \;\;+\; (\,(tt_{n-1})^{\,n}\;\mid\mid\; tt_{n-1\ldots 0})return t
endfunction hadd_s
```
Exceptions:

Purpose: Vector Unsigned Horizontal Add

Vector zero extend and pairwise add the odd elements with the even elements to double width elements

Description: $(wd[2i+1], wd[2i]) \leftarrow unsigned(ws[2i+1]) + unsigned(wt[2i])$

The zero-extended odd elements in vector *ws* are added to the zero-extended even elements in vector *wt* producing a result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HADD_U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow \text{hadd}_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
HADD_U.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow hadd_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)endfor
HADD_U.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow hadd_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)endfor
function hadd u(ts, tt, n)
    t \leftarrow (0^n || ts_{2n-1..n}) + (0^n || tt_{n-1..0})return t
endfunction hadd_u
```
Exceptions:

Purpose: Vector Signed Horizontal Subtract

Vector sign extend and pairwise subtract the even elements from the odd elements to double width elements

Description: $(wd[2i+1], wd[2i]) \leftarrow$ signed(ws[2i+1]) - signed(wt[2i])

The sign-extended odd elements in vector *wt* are subtracted from the sign-extended even elements in vector *wt* producing a signed result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HSUB_S.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow hsub_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
HSUB_S.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow hsub_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)endfor
HSUB_S.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow hsub_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)endfor
function hsub_s(ts, tt, n)
    t \;\gets\; (\,(ts_{2n-1})^{\,n}\;\mid\mid\; ts_{2n-1\ldots n}) \;\; \text{-}\; \; (\,(tt_{n-1})^{\,n}\;\mid\mid\; tt_{n-1\ldots 0})return t
endfunction hsub_s
```
Exceptions:

Purpose: Vector Unsigned Horizontal Subtract

Vector zero extend and pairwise subtract the even elements from the odd elements to double width elements

Description: $(wd[2i+1], wd[2i]) \leftarrow$ unsigned $(ws[2i+1])$ - unsigned $(wt[2i])$

The zero-extended odd elements in vector *wt* are subtracted from the zero-extended even elements in vector *ws* producing a signed result twice the size of the input operands. The result is written to vector *wd*.

The operands are values in integer data format half the size of *df*. The results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
HSUB_U.H
      for i in 0 .. WRLEN/16-1
          WR[wd]_{16i+15..16i} \leftarrow hsub_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)endfor
HSUB_U.W
      for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow hsub_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)endfor
HSUB_U.D
      for i in 0 .. WRLEN/64-1
          WR[wd]_{64i+63..64i} \leftarrow hsub_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)endfor
function hsub u(ts, tt, n)\mathtt{t} \gets (\mathtt{0}^{\mathtt{n}} \mid \mid \mathtt{ts}_{2\mathtt{n-1}.. \mathtt{n}}) \ \texttt{-} \ (\mathtt{0}^{\mathtt{n}} \mid \mid \mathtt{tt}_{\mathtt{n-1}.. \mathtt{0}})return t
endfunction hsub_u
```
Exceptions:

Purpose: Vector Interleave Even

Vector even elements interleave.

Description: $wd[2i] \leftarrow wt[2i]$; $wd[2i+1] \leftarrow ws[2i]$

Even elements in v ectors *ws* and *wt* are copied to vector *wd* alternating one element from *ws* with one element from *wt*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
ILVEV.B
     for i in 0 .. WRLEN/16-1
         \dot{1} \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{8j+7..8j} \leftarrow WR[wt]_{8j+7..8j}WR[wd]_{8k+7..8k} \leftarrow WR[ws]_{8j+7..8j}endfor
ILVEV.H
     for i in 0 .. WRLEN/32-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{16j+15..16j} \leftarrow WR[wt]_{16j+15..16j}WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16j+15..16j}endfor
ILVEV.W
     for i in 0 .. WRLEN/64-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{32j+31..32j} \leftarrow WR[wt]_{32j+31..32j}WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32j+31..32j}endfor
ILVEV.D
     for i in 0 .. WRLEN/128-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{64j+63..64j} \leftarrow WR[wt]_{64j+63..64j}WR[wd]_{64k+63..64k} \leftarrow WR[ws]_{64j+63..64j}
```
endfor

Exceptions:

Purpose: Vector Interleave Left

Vector left elements interleave.

Description: $wd[2i] \leftarrow \text{left half}(wt)[i]; \ wd[2i+1] \leftarrow \text{left half}(ws)[i]$

The left half elements in vectors *ws* and *wt* are copied to vector *wd* alternating one element from *ws* with one element from *wt*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
ILVL.B
     for i in 0 .. WRLEN/16-1
          \eta \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{8j+7..8j} \leftarrow WR[wt]_{8i+7+WRLEM/2..8i+WRLEM/2}WR[wd]_{8k+7..8k} \leftarrow WR[ws]_{8i+7+WRLEM/2..8i+WRLEM/2}endfor
ILVL.H
      for i in 0 .. WRLEN/32-1
          j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{16j+15..16j} \leftarrow WR[wt]_{16i+15+WRLEN/2..16i+WRLEN/2}\texttt{WR}\left[\texttt{wd}\right]_{16k+15\ldots 16k} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{16i+15+ \texttt{WRLEN}/2\ldots 16i+ \texttt{WRLEN}/2}endfor
ILVL.W
      for i in 0 .. WRLEN/64-1
          j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{32j+31..32j} \leftarrow WR[wt]_{32i+31+WRLEM/2..32i+WRLEM/2}WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32i+31+WRLEM/2...32i+WRLEM/2}endfor
ILVL.D
      for i in 0 .. WRLEN/128-1
          \dot{1} \leftarrow 2 * i
          k \leftarrow 2 * i + 1WR[wd]_{64j+63..64j} \leftarrow WR[wt]_{64i+63+WRLEN/2..64i+WRLEN/2}WR[wd]_{64k+63..64k} \leftarrow WR[ws]_{64i+63+WRLEN/2..64i+WRLEN/2}
```
endfor

Exceptions:

Purpose: Vector Interleave Odd

Vector odd elements interleave.

Description: $wd[2i] \leftarrow wt[2i+1]$; $wd[2i+1] \leftarrow ws[2i+1]$

Odd elements in v ectors *ws* and *wt* are copied to v ector *wd* alternating one element from *ws* with one element from *wt*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
ILVOD.B
     for i in 0 .. WRLEN/16-1
         \dot{1} \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{8j+7..8j} \leftarrow WR[wt]_{8k+7..8k}WR[wd]_{8k+7..8k} \leftarrow WR[ws]_{8k+7..8k}endfor
ILVOD.H
     for i in 0 .. WRLEN/32-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{16j+15..16j} \leftarrow WR[wt]_{16k+15..16k}WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16k+15..16k}endfor
ILVOD.W
     for i in 0 .. WRLEN/64-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{32j+31..32j} \leftarrow WR[wt]_{32k+31..32k}WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32k+31..32k}endfor
ILVOD.D
     for i in 0 .. WRLEN/128-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{64j+63..64j} \leftarrow WR[wt]_{64k+63..64k}WR[wd]_{64k+63..64k} \leftarrow WR[ws]_{64k+63..64k}
```
endfor

Exceptions:

Purpose: Vector Interleave Right

Vector right elements interleave.

 $Description: wd[2i] \leftarrow right_half(wt)[i]; wd[2i+1] \leftarrow right_half(ws)[i]$

The right half elements in vectors *ws* and *wt* are copied to vector *wd* alternating one element from *ws* with one element from *wt*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
ILVR.B
     for i in 0 .. WRLEN/16-1
         \eta \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{8j+7..8j} \leftarrow WR[wt]_{8i+7..8i}WR[wd]_{8k+7..8k} \leftarrow WR[ws]_{8i+7..8i}endfor
ILVR.H
     for i in 0 .. WRLEN/32-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{16j+15..16j} \leftarrow WR[wt]_{16i+15..16i}WR[wd]_{16k+15..16k} \leftarrow WR[ws]_{16i+15..16i}endfor
ILVR.W
     for i in 0 .. WRLEN/64-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{32j+31..32j} \leftarrow WR[wt]_{32i+31..32i}WR[wd]_{32k+31..32k} \leftarrow WR[ws]_{32i+31..32i}endfor
ILVR.D
     for i in 0 .. WRLEN/128-1
         j \leftarrow 2 * ik \leftarrow 2 * i + 1WR[wd]_{64j+63..64j} \leftarrow WR[wt]_{64i+63..64i}WR[wd]_{64k+63..64k} \leftarrow WR[ws]_{64i+63..64i}
```
endfor

Exceptions:

Purpose: GPR Insert Element

GPR value copied to vector element.

Description: $wd[n] \leftarrow rs$

Set element *n* in vector *wd* to GPR *rs* value. All other elements in vector *wd* are unchanged. If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

The operands and results are values in data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
INSERT.B
      WR[wd]_{8n+7..8n} \leftarrow GPR[rs]_{7..0}INSERT.H
      \texttt{WR}\left[\texttt{wd}\right]_{16n+15\ldots 16n} \gets \texttt{GPR}\left[\texttt{rs}\right]_{15\ldots 0}INSERT.W
      WR[wd]_{32n+31..32n} \leftarrow GPR[rs]_{31..0}
```
Exceptions:

Purpose: Element Insert Element

Element value copied to vector element.

Description: $wd[n] \leftarrow ws[0]$

Set element *n* in vector *wd* to element 0 in vector *ws* value. All other elements in vector *wd* are unchanged.

The operands and results are values in data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
INSVE.B
      \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{n}+7\ldots8\texttt{n}} \gets \texttt{WR}\left[\texttt{ws}\right]_{7\ldots0}INSVE.H
      WR[wd]_{16n+15..16n} \leftarrow WR[ws]_{15..0}INSVE.W
      WR[wd]_{32n+31..32n} \leftarrow WR[ws]_{31..0}INSVE.D
      WR[wd]_{64n+63..64n} \leftarrow WR[ws]_{63..0}
```
Exceptions:

Purpose: Vector Load

Vector load element-by-element from base register plus offset memory address,

Description: $wd[i] \leftarrow \text{memory} [rs + (s10 + i) * sizeof(wd[i])]$

The *WRLEN* / 8 bytes at the ef fective memory location addressed by the base *rs* and the 10-bit signed immediate offset *s10* are fetched and placed in *wd* as elements of data format *df*.

The *s10* offset in data format *df* units is added to the base *rs* to form the effective memory location address. *rs* and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector load instruction is atomic at the element level with no guaranteed ordering among elemen ts, i.e. each element load is an ato mic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format *df*. The assembler determines the *s10* bitfield value dividing the byte offset by the size of the data format *df*.

Restrictions:

Address-dependent exceptions are possible.

```
LD.B
   a \leftarrow rs + s10LoadByteVector(WR[wd]_{WRI,EN-1} 0, a, WRLEN/8)
LD.H
   a \leftarrow rs + s10 * 2LoadHalfwordVector(WR[wd]<sub>WRLEN-1</sub>.0, a, WRLEN/16)
LD.W
   a \leftarrow rs + s10 * 4LoadWordVector(WR[wd]_{WRLEN-1..0}, a, WRLEN/32)
LD.D
   a \leftarrow rs + s10 * 8LoadDoublewordVector(WR[wd]_{WRLEN-1..0}, a, WRLEN/64)
function LoadByteVector(ts, a, n)
   /* Implementation defined load ts vector of n bytes from virtual
           address a. */
endfunction LoadByteVector
function LoadHalfwordVector(ts, a, n)
   /* Implementation defined load ts vector of n halfwords from
```

```
virtual address a. */
endfunction LoadHalfwordVector
function LoadWordVector(ts, a, n)
   /* Implementation defined load ts vector of n words from virtual
         address a. */
endfunction LoadWordVector
function LoadDoublewordVector(ts, a, n)
   /* Implementation defined load ts vector of n doublewords from
         virtual address a. */
endfunction LoadDoublewordVector
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception. Data access TLB and Address Error Exceptions.

Purpose: Immediate Load

Immediate value replicated across all destination elements.

Description: $wd[i] \leftarrow s10$

The signed immediate s10 is replicated in all *wd* elements. For byte elements, only the least significant 8 bits of s10 will be used.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
LDI.B
t \leftarrow s10_{7\dots0}for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow tendfor
LDI.H
t \leftarrow (s10_9)^6 || s10_{9..0}for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> \leftarrow t
    endfor
LDI.W
t \leftarrow (s10_9)^{22} || s10_{9...0}for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow tendfor
LDI.D
t \leftarrow (s10_9)^{54} || s10_{9..0}for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow tendfor
```
Exceptions:

LSA rd,rs,rt,sa **MSA**

Purpose: Left Shift Add

To left-shift a word by a fixed number of bits and add the result to another word.

Description: $GPR[rd] \leftarrow (GPR[rs] \leq (sa + 1)) + GPR[rt]$

The 32-bit word value in GPR *rs* is shifted left, inserting zeros into the emptied bits; the 32-bit word result is added to the 32-bit value in GPR *rt* and the 32-bit arithmetic result is sign-extended and placed into GPR *rd*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

A Reserved Instruction Exception is signaled if MSA implementation is not present.

If GPR *rt* does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPRE-DICTABLE**.

Operation:

```
if NotWordValue(GPR[rt]) then
    UNPREDICTABLE
endif
if Config3_{MSAP} = 1 then
    s \leftarrow sa + 1temp \leftarrow (GPR[rs]<sub>(31-s)..0</sub> || 0<sup>s</sup>) + GPR[rt]
    GPR[rd] \leftarrow sign\_extend_{(temp31..0)}else
    SignalException(ReservedInstruction)
endif
```
Exceptions:

Reserved Instruction Exception.

Purpose: Vector Fixed-Point Multiply and Add

Vector fixed-point multiply and add.

Description: $wd[i] \leftarrow$ saturate($wd[i] + ws[i] * wt[i]$)

The products of fixed-point elements in vector *wt* by fixed-point elements in vector *ws* are added to the fixed-point elements in vector *wd*. The multiplication result is not saturated, i.e. exact $(-1) * (-1) = 1$ is added to the destination. The saturated fixed-point results are stored back to *wd*.

Internally, the multiplication and addition operate on data double the size of *df*. Truncation to fixed-point data format *df* is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MADD_Q.H
      for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> \leftarrowq_madd(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MADD_Q.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrowq_madd(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (\text{ts}_{n-1})^n \mid | \text{ts}_{n-1...0}t \leftarrow (tt_{n-1})^n | t_{n-1...0}p \leftarrow s * treturn p_{2n-1...0}endfunction mulx_s
function sat_s(tt, n, b)
     if tt_{n-1} = 0 and tt_{n-1...b-1} \neq 0^{n-b+1} then
          return 0^{n-b+1} || 1^{b-1}endif
     if tt_{n-1} = 1 and tt_{n-1...b-1} \neq 1^{n-b+1} then
          return 1^{n-b+1} || 0^{b-1}else
         return tt
     endif
```

```
endfunction sat_s
function q_madd(td, ts, tt, n)
    p \leftarrow \text{mult}_s(ts, tt, n)d \leftarrow (td_{n-1}^{-} || td_{n-1...0} || 0^{n-1}) + p_{2n-1...0}d \leftarrow sat\_s(d_{2n-1...n-1}, n+1, n)return d_{n-1...0}endfunction q_madd
```
Exceptions:

Purpose: Vector Fixed-Point Multiply and Add Rounded

Vector fixed-point multiply and add rounded.

Description: $wd[i] \leftarrow$ saturate(round($wd[i] + ws[i] * wt[i])$)

The products of fixed-point elements in vector *wt* by fixed-point elements in vector *ws* are added to the fixed-point elements in vector *wd*. The multiplication result is not saturated, i.e. exact $(-1) * (-1) = 1$ is added to the destination. The rounded and saturated fixed-point results are stored back to *wd*.

Internally, the multiplication, addition, and rounding operate on data double the size of *df*. Truncation to fixed-point data format *df* is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MADDR_Q.H
      for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrowq_maddr(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MADDR_Q.W
      for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> \leftarrowq_maddr(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid | ts_{n-1...0}t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function sat_s(tt, n, b)
     if tt<sub>n-1</sub> = 0 and tt<sub>n-1..b-1</sub> \neq 0<sup>n-b+1</sup> then
           return 0^{n-b+1} || 1^{b-1}endif
     if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
           return 1^{n-b+1} || 0^{b-1}else
          return tt
```

```
endif
endfunction sat_s
function q_maddr(td, ts, tt, n)
     p \leftarrow \text{mult}_s(\text{ts}, \text{tt}, n)d \leftarrow (td_{n-1} \mid | \td_{n-1...0} \mid | \td^{n-1}) + p_{2n-1...0}d \leftarrow d + (1 \mid | 0^{n-2})\texttt{d} \gets \texttt{sat\_s}\left(\texttt{d}_{2n-1 \ldots n-1}, \texttt{n+1, n}\right)return d_{n-1...0}endfunction q_maddr
```
Exceptions:

Purpose: Vector Multiply and Add

Vector multiply and add.

Description: $wd[i] \leftarrow wd[i] + ws[i] * wt[i]$

The integer elements in vector *wt* are multiplied by integer elements in vector *ws* and added to the integer elements in vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MADDV.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrowWR[wd]_{8i+7..8i} + WR[ws]_{8i+7..8i} * WR[wt]_{8i+7..8i}endfor
MADDV.H
      for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> \leftarrowWR[wd]_{16i+15..16i} + WR[ws]_{16i+15..16i} * WR[wt]_{16i+15..16i}endfor
MADDV.W
      for i in 0 .. WRLEN/32-1
         \texttt{WR}[\texttt{wd}]_{32\texttt{i}+31\ldots 32\texttt{i}} \getsWR[wd]_{32i+31..32i} + WR[ws]_{32i+31..32i} * WR[wt]_{32i+31..32i}endfor
MADDV.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrowWR[wd]_{64i+63..64i} + WR[ws]_{64i+63..64i} * WR[wt]_{64i+63..64i}endfor
```
Exceptions:

Purpose: Vector Maximum Based on Absolute Values

Vector and vector maximum based on the absolute values.

Description: $wd[i] \leftarrow absolute_value(ws[i]) > absolute_value(wt[i])$? $ws[i] : wt[i]$

The value with the largest magnitude, i.e. absolute value, between corresponding signed elements in vector *ws* and vector *wt* are written to vector *wd*.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MAX_A.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow max_{a}(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
MAX_A.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow max_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
MAX_A.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31...32i} \leftarrow max_{a}(WR[ws]_{32i+31...32i}, WR[wt]_{32i+31...32i}, 32)endfor
MAX_A.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow max_{a}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt_{n-1...0}else
        return tt_{n-1..0}endif
endfunction abs
```

```
function max a(ts, tt, n)
    t \leftarrow 0 || abs(tt, n)
    s \leftarrow 0 || abs(ts, n)
   if t < s then
       return ts
   else
```
return tt endif endfunction max_a

Exceptions:

Purpose: Vector Signed Maximum

Vector and vector signed maximum.

Description: $wd[i] \leftarrow max(ws[i], wt[i])$

Maximum values between signed elements in vector *wt* and signed elements in vector *ws* are written to vector *wd*. The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MAX_S.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow max_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
MAX_S.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15...16i} \leftarrow max_s(WR[ws]_{16i+15...16i}, WR[wt]_{16i+15...16i}, 16)
    endfor
MAX_S.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow max_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
MAX_S.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow max_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function max s(ts, tt, n)
    t \leftarrow tt_{n-1} || tts \leftarrow ts_{n-1} || ts
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max_s
```
Exceptions:

Purpose: Vector Unsigned Maximum

Vector and vector unsigned maximum.

Description: $wd[i] \leftarrow max(ws[i], wt[i])$

Maximum values between unsigned elements in v ector *wt* and uns igned elements in v ector *ws* are written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MAX_U.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow max_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
MAX_U.H
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15...16i} \leftarrow max_u(WR[ws]_{16i+15...16i}, WR[wt]_{16i+15...16i}, 16)
    endfor
MAX_U.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow max_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
MAX_U.D
     for i in 0 .. WRLEN/64-1
         \texttt{WR[wd]}_{64i+63..64i} \leftarrow \texttt{max\_u}(\texttt{WR[ws]}_{64i+63..64i}, \texttt{WR[wt]}_{64i+63..64i}, 64)endfor
function max_u(ts, tt, n)
   t \leftarrow 0 || tt
    s \leftarrow 0 || ts
    if t < s then
         return ts
    else
         return tt
    endif
endfunction max_u
```
Exceptions:

Purpose: Immediate Signed Maximum

Immediate and vector signed maximum.

Description: $wd[i] \leftarrow max(ws[i], s5)$

Maximum values between signed elements in vector *ws* and the 5-bit signed immediate *s5* are written to vector *wd*. The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MAXI_S.B
    t \leftarrow (s5_4)^3 || s5_{4..0}for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow max_s(WR[ws]_{8i+7..8i}, t, 8)endfor
MAXI_S.H
    t \leftarrow (s5_4)^{11} || s5_{4...0}for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15...16i} \leftarrow max_s(WR[ws]_{16i+15...16i}, t, 16)endfor
MAXI_S.W
    t \leftarrow (s5_4)^{27} || s5_4...for i in 0 .. WRLEN/32-1
         \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{max\_s(WR[ws]}_{32i+31..32i}, t, 32)endfor
MAXI_S.D
    t \leftarrow (s5_4)^{59} || s5_{4...0}for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63...64i} \leftarrow max_s(WR[ws]_{64i+63...64i}, t, 64)endfor
function max_s(ts, tt, n)
    t \leftarrow tt_{n-1} || tt
     s \leftarrow ts_{n-1} \mid | \text{ts}if t < s then
         return ts
    else
         return tt
```
Immediate Signed Maximum IMAXI_S.df Immediate Signed Maximum

endif endfunction max_s

Exceptions:

Purpose: Immediate Unsigned Maximum

Immediate and vector unsigned maximum.

Description: $wd[i] \leftarrow max(ws[i], u5)$

Maximum values between unsigned elements in v ector *ws* and the 5-bit unsigned immediate *u5* are written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MAXI_U.B
    t \leftarrow 0^3 || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow max_u(WR[ws]_{8i+7..8i}, t, 8)endfor
MAXI_U.H
    t \leftarrow 0^{11} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow max_u(WR[ws]_{16i+15..16i}, t, 16)endfor
MAXI_U.W
    t^- \leftarrow 0^{27} || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow max_u(WR[ws]_{32i+31..32i}, t, 32)endfor
MAXI_U.D
    t^- \leftarrow 0^{59} || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow max_u(WR[ws]_{64i+63..64i}, t, 64)endfor
function max_u(ts, tt, n)
    t \leftarrow 0 || tt
    s \leftarrow 0 || ts
    if t < s then
         return ts
    else
```
return tt endif endfunction max_u

Exceptions:

Purpose: Vector Minimum Based on Absolute Value

Vector and vector minimum based on the absolute values.

Description: $wd[i] \leftarrow absolute_value(ws[i]) \leftarrow absolute_value(wt[i])$? $ws[i] \leftarrow$

The value with the smallest magnitude, i.e. absolute value, between corresponding signed elements in vector *ws* and vector *wt* are written to vector *wd*.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MIN_A.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow min_{a}(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
MIN_A.H
     for i in 0 .. WRLEN/16-1
         \texttt{WR[wd]}_{16i+15..16i} \leftarrow \texttt{min\_a(WR[ws]}_{16i+15..16i}, \texttt{WR[wt]}_{16i+15..16i}, \texttt{16)}endfor
MIN_A.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow min_{a}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
MIN_A.D
      for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> \leftarrow min_a(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    endfor
function min_a(ts, tt, n)
    t \leftarrow 0 || abs(tt, n)
    s \leftarrow 0 || abs(ts, n)
    if t > s then
         return ts
    else
         return tt
    endif
```
endfunction min_a

Exceptions:

Purpose: Vector Signed Minimum

Vector and vector signed minimum.

Description: $wd[i] \leftarrow min(ws[i], wt[i])$

Minimum values between signed elements in vector *wt* and signed elements in vector *ws* are written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MIN_S.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow min_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
MIN_S.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow min_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
MIN_S.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow min_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
MIN_S.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow min_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function min s(ts, tt, n)
    t \leftarrow tt_{n-1} || tts \leftarrow ts_{n-1} || ts
    if t > s then
        return ts
    else
        return tt
    endif
endfunction min_s
```
Exceptions:

Purpose: Vector Unsigned Minimum

Vector and vector unsigned minimum.

Description: $wd[i] \leftarrow min(ws[i], wt[i])$

Minimum values between unsigned elements in vector *wt* and unsigne d elements in v ector *ws* are w ritten to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MIN_U.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow min_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7}..8i, 8)endfor
MIN_U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow min_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
MIN_U.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow min_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
MIN_U.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow min_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function min u(ts, tt, n)
   t \leftarrow 0 || tt
    s \leftarrow 0 || ts
    if t > s then
        return ts
    else
        return tt
    endif
endfunction min_u
```
Exceptions:

Purpose: Immediate Signed Minimum

Immediate and vector signed minimum.

Description: $wd[i] \leftarrow min(ws[i], s5)$

Minimum values between signed elements in vector *ws* and the 5-bit signed immediate *s5* are written to vector *wd*. The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MINI_S.B
    t \leftarrow (s5_4)^3 || s5_{4..0}for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow min_s(WR[ws]_{8i+7..8i}, t, 8)endfor
MINI_S.H
    t \leftarrow (s5<sub>4</sub>)<sup>11</sup> || s5<sub>4..0</sub>
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15...16i} \leftarrow min_s(WR[ws]_{16i+15...16i}, t, 16)endfor
MINI_S.W
    t \leftarrow (s5_4)^{27} || s5_4...for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow min_s(WR[ws]_{32i+31..32i}, t, 32)endfor
MINI_S.D
    t \leftarrow (s5_4)^{59} || s5_{4...0}for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow min_s(WR[ws]_{64i+63..64i}, t, 64)endfor
function min_s(ts, tt, n)
    t \leftarrow tt_{n-1} || tt
     s \leftarrow ts_{n-1} \mid | \text{ts}if t > s then
         return ts
    else
         return tt
```
endif endfunction min_s

Exceptions:

Purpose: Immediate Unsigned Minimum

Immediate and vector unsigned minimum.

Description: $wd[i] \leftarrow min(ws[i], u5)$

Minimum values between unsigned elements in vector *ws* and the 5-bit unsigned immediate *u5* are written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MINI_U.B
    t \leftarrow 0^3 || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow min_u(WR[ws]_{8i+7..8i}, t, 8)endfor
MINI_U.H
    t \leftarrow 0^{11} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow min_u(WR[ws]_{16i+15..16i}, t, 16)endfor
MINI_U.W
    t^- \leftarrow 0^{27} || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow min_u(WR[ws]_{32i+31..32i}, t, 32)endfor
MINI_U.D
    t^- \leftarrow 0^{59} || u5<sub>4..0</sub>
     for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow min_u(WR[ws]_{64i+63..64i}, t, 64)endfor
function min_u(ts, tt, n)
    t \leftarrow 0 || tt
    s \leftarrow 0 || ts
    if t > s then
         return ts
    else
```
return tt endif endfunction min_u

Exceptions:

Purpose: Vector Signed Modulo

Vector signed remainder (modulo).

Description: $wd[i] \leftarrow ws[i] \mod wt[i]$

The signed integer elements in vector *ws* are divided by signed integer elements in vector *wt*. The remainder of the same sign as the dividend is written to vector *wd*. If a divisor element vector *wt* is zero, the result v alue is **UNPRE-DICTABLE**.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MOD_S.B
      for i in 0 .. WRLEN/8-1
          WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} \mod WR[wt]_{8i+7..8i}endfor
MOD_S.H
      for i in 0 .. WRLEN/16-1
          WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} mod WR[wt]_{16i+15..16i}endfor
MOD_S.W
      for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} \mod WR[wt]_{32i+31..32i}endfor
MOD_S.D
      for i in 0 .. WRLEN/64-1
          \texttt{WR[wd]}_{64\texttt{i}+63\ldots 64\texttt{i}} \leftarrow \texttt{WR[ws]}_{64\texttt{i}+63\ldots 64\texttt{i}} \texttt{mod WR[wt]}_{64\texttt{i}+63\ldots 64\texttt{i}}endfor
```
Exceptions:

Purpose: Vector Unsigned Modulo

Vector unsigned remainder (modulo).

 $Description: wd[i] \leftarrow ws[i]$ umod wt[i]

The unsigned integer elements in vector *ws* are divided by unsigned integer elements in vector *wt*. The remainder is written to vector *wd*. If a divisor element vector *wt* is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MOD_U.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} umod WR[wt]_{8i+7..8i}endfor
MOD_U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} umod WR[wt]_{16i+15..16i}endfor
MOD_U.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} umod WR[wt]_{32i+31..32i}endfor
MOD_U.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} umod WR[wt]_{64i+63..64i}endfor
```
Exceptions:

Format: MOVE.V MOVE.V wd,ws **MSA**

Purpose: Vector Move

Vector to vector move.

Description: $wd \leftarrow ws$

Copy all WRLEN bits in vector *ws* to vector *wd*.

The operand and result are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow WR[ws]$

Exceptions:

Purpose: Vector Fixed-Point Multiply and Subtract

Vector fixed-point multiply and subtract.

Description: $wd[i] \leftarrow$ saturate($wd[i]$ - $ws[i] * wt[i]$)

The product of fixed-point elements in vector *wt* by fixed-point elements in vector *ws* are subtracted from the fixedpoint elements in vector *wd*. The multiplication result is not saturated, i.e. exact $(-1) * (-1) = 1$ is subtracted from the destination. The saturated fixed-point results are stored back to *wd*.

Internally, the multiplication and subtraction operate on data double the size of *df*. Truncation to fixed-point data format *df* is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MSUB_Q.H
      for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> \leftarrowq_msub(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MSUB_Q.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrowq_msub(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (\text{ts}_{n-1})^n \mid | \text{ts}_{n-1...0}t \leftarrow (tt_{n-1})^n | t_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function sat_s(tt, n, b)
     if tt_{n-1} = 0 and tt_{n-1...b-1} \neq 0^{n-b+1} then
          return 0^{n-b+1} || 1^{b-1}endif
     if tt_{n-1} = 1 and tt_{n-1...b-1} \neq 1^{n-b+1} then
          return 1^{n-b+1} || 0^{b-1}else
         return tt
     endif
```

```
endfunction sat_s
function q_msub(td, ts, tt, n)
    p \leftarrow \text{mult}_s(ts, tt, n)d \leftarrow (td_{n-1}^{-} || td_{n-1...0} || 0^{n-1}) - p_{2n-1...0}d \leftarrow sat\_s(d_{2n-1...n-1}, n+1, n)return d_{n-1...0}endfunction q_msub
```


Purpose: Vector Fixed-Point Multiply and Subtract Rounded

Vector fixed-point multiply and subtract rounded.

 $Description: wd[i] \leftarrow saturate(round(wd[i] - ws[i] * wt[i]))$

The products of fixed-point elements in vector *wt* by fixed-point elements in vector *ws* are subtracted from the fixedpoint elements in vector *wd*. The multiplication result is not saturated, i.e. exact $(-1) * (-1) = 1$ is subtracted from the destination. The rounded and saturated fixed-point results are stored back to *wd*.

Internally, the multiplication, subtraction, and rounding operate on data double the size of *df*. Truncation to fixedpoint data format *df* is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MSUBR_Q.H
      for i in 0 .. WRLEN/16-1
          WR[wd]<sub>16i+15..16i</sub> \leftarrowq_msubr(WR[wd]<sub>16i+15..16i</sub>, WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
     endfor
MSUBR_Q.W
      for i in 0 .. WRLEN/32-1
          WR[wd]<sub>32i+31..32i</sub> \leftarrowq_msubr(WR[wd]<sub>32i+31..32i</sub>, WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
     endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid | ts_{n-1...0}t \leftarrow (tt_{n-1})^n \mid \mid tt_{n-1...0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function sat_s(tt, n, b)
     if tt<sub>n-1</sub> = 0 and tt<sub>n-1..b-1</sub> \neq 0<sup>n-b+1</sup> then
           return 0^{n-b+1} || 1^{b-1}endif
     if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
           return 1^{n-b+1} || 0^{b-1}else
          return tt
```

```
endif
endfunction sat_s
function q_msubr(td, ts, tt, n)
     p \leftarrow \text{mult}_s(\text{ts}, \text{tt}, n)d \leftarrow (td_{n-1} \mid | \td_{n-1...0} \mid | \td^{n-1}) - p_{2n-1...0}d \leftarrow d + (1 \mid | 0^{n-2})\texttt{d} \gets \texttt{sat\_s}\left(\texttt{d}_{2n-1 \ldots n-1}, \texttt{n+1, n}\right)return d_{n-1...0}endfunction q_msubr
```


Purpose: Vector Multiply and Subtract

Vector multiply and subtract.

Description: $wd[i] \leftarrow wd[i] - ws[i] * wt[i]$

The integer elements in vector *wt* are multiplied by integer elements in vector *ws* and subtracted from the integer elements in vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MSUBV.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrowWR[wd]_{8i+7..8i} - WR[ws]_{8i+7..8i} * WR[wt]_{8i+7..8i}endfor
MSUBV.H
      for i in 0 .. WRLEN/16-1
         WR[wd]<sub>16i+15..16i</sub> \leftarrowWR[wd]_{16i+15..16i} - WR[ws]_{16i+15..16i} * WR[wt]_{16i+15..16i}endfor
MSUBV.W
      for i in 0 .. WRLEN/32-1
         \texttt{WR}[\texttt{wd}]_{32\texttt{i}+31\ldots 32\texttt{i}} \getsWR[wd]_{32i+31..32i} - WR[ws]_{32i+31..32i} * WR[wt]_{32i+31..32i}endfor
MSUBV.D
      for i in 0 .. WRLEN/64-1
         WR[wd]<sub>64i+63..64i</sub> \leftarrowWR[wd]_{64i+63..64i} - WR[ws]_{64i+63..64i} * WR[wt]_{64i+63..64i}endfor
```
Exceptions:

Format: MUL_Q.df MUL_Q.H wd,ws,wt **MSA** MUL_Q.W wd,ws,wt **MSA**

Purpose: Vector Fixed-Point Multiply

Vector fixed-point multiplication.

Description: $wd[i] \leftarrow ws[i] * wt[i]$

The fixed-point elements in vector *wt* multiplied by f ixed-point elements in vector *ws*. The result is written to vector *wd*.

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The operands and results are values in fixed-point data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MUL_Q.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow q_{mul}(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
MUL_Q.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow q_{mul}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
function mulx_s(ts, tt, n)
    s \leftarrow (ts_{n-1})^n \mid | ts_{n-1...0}t \leftarrow (tt_{n-1})^n || tt_{n-1..0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function q mul(ts, tt, n)
    if ts = 1 || 0^{n-1} and tt = 1 || 0^{n-1} then
        return 0 || 1^{n-1}else
        p \leftarrow \text{mult } s(ts, \text{ tt}, n)return p_{2n-2..n-1}endif
endfunction q_mul
```
Exceptions:

Purpose: Vector Fixed-Point Multiply Rounded

Vector fixed-point multiply rounded.

Description: $wd[i] \leftarrow \text{round}(ws[i] * wt[i])$

The fixed-point elements in vector *wt* multiplied by fixed-point elements in vector *ws*. The rounded result is written to vector *wd*.

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The rounding is done by adding 1 to the most significant bit that is going to be discarded prior to shifting left the full multiplication result.

The operands and results are values in fixed-point data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
MULR_Q.H
      for i in 0 .. WRLEN/16-1
          \texttt{WR[wd]}_{16i+15..16i} \leftarrow \texttt{q\_mult(WR[ws]}_{16i+15..16i}, \text{ WR[wt]}_{16i+15..16i}, \text{ 16)}endfor
MULR_Q.W
      for i in 0 .. WRLEN/32-1
          WR[wd]_{32i+31..32i} \leftarrow q_{mu}lr(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
function mulx_s(ts, tt, n)
     s \leftarrow (ts_{n-1})^n \mid | ts_{n-1...0}t \leftarrow (tt_{n-1})^n ||tt_{n-1..0}p \leftarrow s * treturn p_{2n-1..0}endfunction mulx_s
function q mulr(ts, tt, n)
     if ts = 1 || 0^{n-1} and tt = 1 || 0^{n-1} then
          return 0 || 1<sup>n-1</sup>else
          p \leftarrow \text{mult}_s(\texttt{ts}, \texttt{tt}, n)\texttt{p} \; \leftarrow \; \texttt{p} \; + \; \left( \texttt{1} \; \mid \; \right \vert \; \texttt{0}^{\texttt{n-2}})return p2n-2..n-1
endfunction q_mulr
```


Purpose: Vector Multiply

Vector multiply.

Description: $wd[i] \leftarrow ws[i] * wt[i]$

The integer elements in vector *wt* are multiplied by integer elements in vector *ws*. The result is written to vector *wd*. The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
MULV.B
      for i in 0 .. WRLEN/8-1
            WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} * WR[wt]_{8i+7..8i}endfor
MULV.H
       for i in 0 .. WRLEN/16-1
            WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} * WR[wt]_{16i+15..16i}endfor
MULV.W
       for i in 0 .. WRLEN/32-1
            \texttt{WR}\left[\texttt{wd}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \;\gets\; \texttt{WR}\left[\texttt{ws}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \; \texttt{*}\; \texttt{WR}\left[\texttt{wt}\right]_{32\texttt{i}+31\ldots 32\texttt{i}}endfor
MULV.D
       for i in 0 .. WRLEN/64-1
            WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} * WR[wt]_{64i+63..64i}endfor
```
Exceptions:

Purpose: Vector Leading Ones Count

Vector element count of leading bits set to 1.

```
Description: wd[i] \leftarrow leading\_one\_count(ws[i])
```
The number of leading ones for elements in vector *ws* is stored to the elements in vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
NLOC.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow leading_one_count (WR[ws]_{8i+7..8i}, 8)
    endfor
NLOC.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow leading_one_count (WR[ws]_{16i+15..16i}, 16)
    endfor
NLOC.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow leading_one_count (WR[ws]_{32i+31..32i}, 32)
    endfor
NLOC.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow leading_one_count (WR[ws]_{64i+63..64i}, 64)
    endfor
function leading_one_count(tt, n)
    z \leftarrow 0for i in n-1..0
       if tt_i = 0 then
            return z
        else
            z \leftarrow z + 1endif
endfunction leading_one_count
```


Purpose: Vector Leading Zeros Count

Vector element count of leading bits set to 0.

$Description: wd[i] \leftarrow leading_zero_count(ws[i])$

The number of leading zeroes for elements in vector *ws* is stored to the elements in vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
NLZC.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow leading_zero_count(WR[ws]_{8i+7..8i}, 8)
    endfor
NLZC.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow leading_zero_count (WR[ws]_{16i+15..16i}, 16)
    endfor
NLZC.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow leading_zero_count(WR[ws]_{32i+31..32i}, 32)
    endfor
NLZC.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow leading_zero_count (WR[ws]_{64i+63..64i}, 64)
    endfor
function leading_zero_count(tt, n)
    z \leftarrow 0for i in n-1..0
        if tt_i = 1 then
            return z
        else
            z \leftarrow z + 1endif
endfunction leading_zero_count
```


Purpose: Vector Logical Negated Or

Vector by vector logical negated or.

Description: wd \leftarrow ws NOR wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bi twise logical NOR operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow WR[ws]$ nor $WR[wt]$

Exceptions:

NORI.B wd,ws,i8 **MSA**

Purpose: Immediate Logical Negated Or

Immediate by vector logical negated or.

Description: $wd[i] \leftarrow ws[i] NOR i8$

Each byte element of vector *ws* is combined with the 8-bit immediate *i8* in a bitwis e logical NOR operation. The result is written to vector *wd*.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
 for i in 0 .. WRLEN/8-1
      \texttt{WR}[\texttt{wd}]_{8i+7\ldots8i} \gets \texttt{WR}[\texttt{ws}]_{8i+7\ldots8i} \texttt{nor} i8_{7\ldots0}endfor
```
Exceptions:

Format: OR.V OR.V wd,ws,wt **MSA**

Purpose: Vector Logical Or

Vector by vector logical or.

Description: wd \leftarrow ws OR wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bit wise logical OR operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow WR[ws]$ or $WR[wt]$

Exceptions:

Purpose: Immediate Logical Or

Immediate by vector logical or.

Description: $wd[i] \leftarrow ws[i]$ OR i8

Each byte element of vector *ws* is combined with the 8-bit immediate *i8* in a bitwise logical OR operation. The result is written to vector *wd*.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
 for i in 0 .. WRLEN/8-1
     \texttt{WR}[wd]_{8i+7..8i} \leftarrow \texttt{WR}[ws]_{8i+7}..8i \text{ or } is_{7..0}endfor
```
Exceptions:

Purpose: Vector Pack Even

Vector even elements copy.

Description: $left_half(wd)[i] \leftarrow ws[2i]$; right_half(wd)[i] $\leftarrow wt[2i]$

Even elements in vector *ws* are copied to the left half of vector *wd* and even elements in vector *wt* are copied to the right half of vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
PCKEV.B
      for i in 0 .. WRLEN/16-1
             \dot{1} \leftarrow 2 * i
             \texttt{WR} \texttt{[wd]}_{8i+7+\texttt{WRLEN}/2\ldots8i+\texttt{WRLEN}/2} \leftarrow \texttt{WR} \texttt{[ws]}_{8j+7\ldots8j}WR[wd]_{8i+7..8i} \leftarrow WR[wt]_{8i+7..8j}endfor
PCKEV.H
       for i in 0 .. WRLEN/32-1
             j \leftarrow 2 * iWR[wd]<sub>16i+15+WRLEN</sub>/2..16j+WRLEN/2 \leftarrow WR[ws]<sub>16j+15</sub>..16j
             WR[wd]_{16i+15..16i} \leftarrow WR[wt]_{16j+15..16j}endfor
PCKEV.W
       for i in 0 .. WRLEN/64-1
             j \leftarrow 2 * i\texttt{WR} \left[\texttt{wd}\right]_\texttt{32i+31+WRLEN/2\texttt{...32j+WRLEN/2}} \leftarrow \texttt{WR} \left[\texttt{ws}\right]_\texttt{32j+31\texttt{...32j}}WR[wd]_{32i+31..32i} \leftarrow WR[wt]_{32j+31..32j}endfor
PCKEV.D
       for i in 0 .. WRLEN/128-1
             \dot{1} \leftarrow 2 * i
             \texttt{WR} \left[\texttt{wd}\right]_{64\texttt{i}+63+\texttt{WRLEN}/2\ldots64\texttt{j}+\texttt{WRLEN}/2 \ \leftarrow \ \texttt{WR} \left[\texttt{ws}\right]_{64\texttt{j}+63\ldots64\texttt{j}}WR[wd]_{64i+63..64i} \leftarrow WR[wt]_{64j+63..64j}endfor
```


Purpose: Vector Pack Odd

Vector odd elements copy.

Description: $left_half(wd)[i] \leftarrow ws[2i+1]$; $right_half(wd)[i] \leftarrow wt[2i+1]$

Odd elements in vector *ws* are copied to the left half of vector *wd* and odd elements in vector *wt* are copied to the right half of vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
PCKOD.B
       for i in 0 .. WRLEN/16-1
              k \leftarrow 2 * i + 1\texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7+\texttt{WRLEM}/2\ldots8\texttt{i}+\texttt{WRLEM}/2} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{k}+7\ldots8\texttt{k}}WR[wd]_{8i+7..8i} \leftarrow WR[wt]_{8k+7..8k}endfor
PCKOD.H
        for i in 0 .. WRLEN/32-1
              k \leftarrow 2 * i + 1\texttt{WR}\left[\texttt{wd}\right]_{\texttt{16i+15+WRLEM}/\texttt{2\ldots16i+WRLEM}/\texttt{2}} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{\texttt{16k+15\ldots16k}}WR[wd]_{16i+15..16i} \leftarrow WR[wt]_{16k+15..16k}endfor
PCKOD.W
        for i in 0 .. WRLEN/64-1
             k \leftarrow 2 * i + 1\texttt{WR}\left[\texttt{wd}\right]_{\texttt{32i+31+WRLEN}/\texttt{2}\texttt{..32i+WRLEN}/\texttt{2}} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{\texttt{32k+31}\texttt{..32k}}WR[wd]_{32i+31..32i} \leftarrow WR[wt]_{32k+31..32k}endfor
PCKOD.D
        for i in 0 .. WRLEN/128-1
              k \leftarrow 2 * i + 1\texttt{WR}\left[\texttt{wd}\right]_{64\texttt{i}+63+\texttt{WRLEN}/2\ldots64\texttt{i}+\texttt{WRLEN}/2} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{64\texttt{k}+63\ldots64\texttt{k}}WR[wd]_{64i+63..64i} \leftarrow WR[wt]_{64k+63..64k}endfor
```


Purpose: Vector Population Count

Vector element count of all bits set to 1.

 $Description:$ $wd[i] \leftarrow population_ccount(ws[i])$

The number of bits set to 1 for elements in vector *ws* is stored to the elements in vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
PCNT.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow population_count(WR[ws]_{8i+7..8i}, 8)endfor
PCNT.H
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow population_count(WR[ws]_{16i+15..16i}, 16)endfor
PCNT.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow population_count(WR[ws]_{32i+31..32i}, 32)endfor
PCNT.D
     for i in 0 .. WRLEN/64-1
        WR[wd]<sub>64i+63..64i</sub> \leftarrow population_count(WR[ws]<sub>64i+63..64i</sub>, 64)
    endfor
function population_count(tt, n)
   z \leftarrow 0for i in n-1..0
        if tt_i = 1 then
            z \leftarrow z + 1endif
endfunction population_count
```
Exceptions:

Purpose: Immediate Signed Saturate

Immediate selected bit width saturation of signed values.

 $Description: wd[i] \leftarrow saturate_signed(ws[i], m+1)$

Signed elements in vector *ws* are saturated to signed values of $m+1$ bits without changing the data width. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SAT_S.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7-8i} \leftarrow sat s(WR[ws]_{8i+7-8i}, 8, m+1)endfor
SAT S.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15...16i} \leftarrow sat\_s(WR[ws]_{16i+15...16i}, 16, m+1)endfor
SAT_S.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow sat\_s(WR[ws]_{32i+31..32i}, 32, m+1)endfor
SAT_S.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow sat_s(WR[ws]_{64i+63..64i}, 64, m+1)endfor
function sat s(tt, n, b)
    if tt<sub>n-1</sub> = 0 and tt<sub>n-1..b-1</sub> \neq 0<sup>n-b+1</sup> then
         return 0^{n-b+1} || 1^{b-1}endif
    if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
         return 1^{n-b+1} || 0^{b-1}else
        return tt
    endif
endfunction sat_s
```


Purpose: Immediate Unsigned Saturate

Immediate selected bit width saturation of unsigned values.

 $Description:$ $wd[i] \leftarrow$ saturate_unsigned(ws[i], $m+1$)

Unsigned elements in vector *ws* are saturated to unsigned values of *m+1* bits without changing the data width. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SAT U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7-8i} \leftarrow sat u(WR[ws]_{8i+7-8i}, 8, m+1)endfor
SAT_U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15...16i} \leftarrow sat_u(WR[ws]_{16i+15...16i}, 16, m+1)
   endfor
SAT_U.W
    for i in 0 .. WRLEN/32-1
       WR[wd]_{32i+31..32i} \leftarrow sat_u(WR[ws]_{32i+31..32i}, 32, m+1)endfor
SAT_U.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow sat_u(WR[ws]_{64i+63..64i}, 64, m+1)endfor
function sat u(tt, n, b)if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} || 1<sup>b</sup>
   else
        return tt
    endif
endfunction sat_u
```


Purpose: Immediate Set Shuffle Elements

Immediate control value-based 4 element set copy

Description: $wd[i] \leftarrow shuffle_set(ws, i, i8)$

The set shuffle instruction w orks on 4-element sets in *df* data format. All sets are shuf fled in the same w ay: the element $i8_{2i+1,2i}$ in *ws* is copied over the element i in *wd*, where i is 0, 1, 2, 3.

The operands and results are values in byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SHF.B
      for i in 0 .. WRLEN/8-1
          j \leftarrow i % 4
          k \leftarrow i - j + i8_{2i+1..2j}WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8k+7..8k}endfor
SHF.H
      for i in 0 .. WRLEN/16-1
          j \leftarrow i % 4
          k \leftarrow i - j + i8_{2j+1..2j}\texttt{WR}\left[\texttt{wd}\right]_{\texttt{16i+15..16i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{\texttt{16k+15..16k}}endfor
SHF.W
      for i in 0 .. WRLEN/32-1
          j \leftarrow i % 4
          k \leftarrow i - j + i8_{2j+1..2j}WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32k+31..32k}endfor
```
Exceptions:

Purpose: GPR Columns Slide

GPR number of columns to slide left source array.

Description: $wd[i] \leftarrow slide(wd, ws, rt)$

Vector registers *wd* and *ws* contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format *df*.

The slide instructions manipulate the content of vector registers *wd* and *ws* as byte elements, with data format *df* indicating the 2-dimensional byte array layout.

The two source rectangles *wd* and *ws* are concatenated horizontally in the order they appear in the syntax, i.e. first *wd* and then *ws*. Place a new destination rectangle over *ws* and then slide it to the left over the concatenation of *wd* and *ws* by the number of columns given in GPR *rt*. The result is written to vector *wd*.

GPR *rt* value is interpreted modulo the number of columns in destination rectangle, or equivalently, the number of data format *df* elements in the destination vector.

Restrictions:

No data-dependent exceptions are possible.

```
SLD.B
     n \leftarrow GPR[rt] % (WRLEN/8)
      v \leftarrow \text{WR}[wd] \mid |\text{WR}[ws]for i in 0 .. WRLEN/8-1
             j \leftarrow i + n\texttt{WR}\left[\texttt{wdl}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \leftarrow \texttt{v}_{8\texttt{j}+7\ldots8\texttt{j}}endfor
SLD.H
     n \leftarrow GPR[rt] % (WRLEN/16)
      s \leftarrow \text{WRLEN}/2for k in 0, 1
             t = s * kv \leftarrow (WR[wd]_{t+s-1..t} || WR[ws]_{t+s-1..t})for i in 0 .. s/8-1
                    j \leftarrow i + n\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t}+\texttt{8i}+\texttt{7\ldots t}+\texttt{8i}} \leftarrow \texttt{v}_{\texttt{8j}+\texttt{7\ldots 8j}}endfor
      endfor
SLD.W
      n \leftarrow GPR[rt] % (WRLEN/32)
       s \leftarrow \text{WRLEN}/4
```

```
for k in 0, .., 3
             t = s * kv \leftarrow (WR[wd]_{t+s-1...t} || WR[ws]_{t+s-1...t})for i in 0 .. s/8-1
                     j \leftarrow i + n\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t}+\texttt{8i}+\texttt{7.\,.t}+\texttt{8i}} \leftarrow \texttt{v}_{\texttt{8j}+\texttt{7.\,.8j}}endfor
       endfor
SLD.D
      n \leftarrow GPR[rt] % (WRLEN/64)
      s \leftarrow WRLEN/8
       for k in 0, .., 7
             t = s * k\texttt{v} \gets (\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t+s-1..t}} \; \; | \; \left| \; \texttt{WR}\left[\texttt{ws}\right]_{\texttt{t+s-1..t}})for i in 0 .. s/8-1
                    j \leftarrow i + n\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t+8i+7..t+8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}endfor
       endfor
```


Purpose: Immediate Columns Slide

Immediate number of columns to slide left source array.

Description: $wd[i] \leftarrow slide(wd, ws, n)$

Vector registers *wd* and *ws* contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format *df*.

The slide instructions manipulate the content of vector registers *wd* and *ws* as byte elements, with data format *df* indicating the 2-dimensional byte array layout.

The two source rectangles *wd* and *ws* are concatenated horizontally in the order they appear in the syntax, i.e. first *wd* and then *ws*. Place a new destination rectangle over *ws* and then slide it to the left over the concatenation of *wd* and *ws* by *n* columns. The result is written to vector *wd*.

Restrictions:

No data-dependent exceptions are possible.

```
SLDI.B
     v \leftarrow \text{WR}[wd] \mid |\text{WR}[ws]for i in 0 .. WRLEN/8-1
           j \leftarrow i + nWR[wd]_{8i+7..8i} \leftarrow v_{8j+7..8j}endfor
SLDI.H
      s \leftarrow \text{WRLEN}/2for k in 0, 1
           t = s * k\texttt{v} \gets (\texttt{WR}[\texttt{wd}]_{\texttt{t+s-1..t}} \mid \mid \texttt{WR}[\texttt{ws}]_{\texttt{t+s-1..t}})for i in 0 .. s/8-1
                 j \leftarrow i + nWR[wd]_{t+8i+7..t+8i} \leftarrow v_{8j+7..8j}endfor
      endfor
SLDI.W
      s \leftarrow \text{WRLEN}/4for k in 0, .., 3
           t = s * k
           \texttt{v} \gets (\texttt{WR}[\texttt{wd}]_{\texttt{t+s-1..t}} \mid \texttt{|} \texttt{WR}[\texttt{ws}]_{\texttt{t+s-1..t}})for i in 0 .. s/8-1
                  j \leftarrow i + n
```

```
\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t+8i+7..t+8i}} \leftarrow \texttt{v}_{\texttt{8j+7..8j}}endfor
        endfor
SLDI.D
       s \leftarrow \text{WRLEN}/8for k in 0, .., 7
                 t = s * k\texttt{v} \gets (\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t+s-1..t}} \; \; | \; \left| \; \texttt{WR}\left[\texttt{ws}\right]_{\texttt{t+s-1..t}})for i in 0 .. s/8-1
                          j \leftarrow i + n\texttt{WR}\left[\texttt{wd}\right]_{\texttt{t}+\texttt{8i}+\texttt{7\ldots t}+\texttt{8i}} \leftarrow \texttt{v}_{\texttt{8j}+\texttt{7\ldots 8j}}endfor
        endfor
```


Purpose: Vector Shift Left

Vector bit count shift left.

Description: $wd[i] \leftarrow ws[i] \iff wt[i]$

The elements in vector *ws* are shifted left by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SLL.B
     for i in 0 .. WRLEN/8-1
         t \leftarrow \text{WR}[\text{wt}]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+8-t-1..8i} || 0<sup>t</sup>
     endfor
SLL.H
      for i in 0 .. WRLEN/16-1
         t \leftarrow \texttt{WR}[wt]_{16i+3..16i}WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+16-t-1..16i} \mid o^tendfor
SLL.W
      for i in 0 .. WRLEN/32-1
         t \leftarrow \text{WR}[wt]_{32i+4...32i}WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+32-t-1..32i} || 0^tendfor
SLL.D
      for i in 0 .. WRLEN/64-1
         t \leftarrow \texttt{WR}[wt]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+64-t-1..64i} || 0^tendfor
```
Exceptions:

Purpose: Immediate Shift Left

Immediate bit count shift left.

Description: $wd[i] \leftarrow ws[i] \leftarrow$

The elements in vector *ws* are shifted left by *m* bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SLLI.B
     t \leftarrow mfor i in 0 .. WRLEN/8-1
           \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7\ldots8\texttt{i}} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{i}+8\texttt{-t}-1\ldots8\texttt{i}} \mid\mid 0^{\texttt{t}}endfor
SLLI.H
     t \leftarrow mfor i in 0 .. WRLEN/16-1
           WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+16-t-1..16i} \mid o^tendfor
SLLI.W
     t \leftarrow mfor i in 0 .. WRLEN/32-1
           WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+32-t-1..32i} || 0^tendfor
SLLI.D
     t \leftarrow mfor i in 0 .. WRLEN/64-1
           WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+64-t-1..64i} || 0^tendfor
```
Exceptions:

Purpose: GPR Element Splat

GPR selected element replicated in all destination elements.

Description: $wd[i] \leftarrow ws[rt]$

Replicate vector *ws* element with index given by GPR *rt* to all elements in vector *wd*.

GPR *rt* value is interpreted modulo the number of data format *df* elements in the destination vector.

The operands and results are values in data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SPLAT.B
   n \leftarrow GPR[rt] % (WRLEN/8)
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8n+7..8n}endfor
SPLAT.H
    n \leftarrow GPR[rt] % (WRLEN/16)
    for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16n+15..16n}endfor
SPLAT.W
   n \leftarrow GPR[rt] % (WRLEN/32)
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32n+31..32n}endfor
SPLAT.D
    n \leftarrow GPR[rt] % (WRLEN/64)
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64n+63..64n}endfor
```
Exceptions:

Purpose: Immediate Element Splat

Immediate selected element replicated in all destination elements.

Description: $wd[i] \leftarrow ws[n]$

Replicate element *n* in vector *ws* to all elements in vector *wd*.

The operands and results are values in data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SPLATI.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8n+7..8n}endfor
SPLATI.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16n+15..16n}endfor
SPLATI.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32n+31..32n}endfor
SPLATI.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64n+63..64n}endfor
```
Exceptions:

Purpose: Vector Shift Right Arithmetic

Vector bit count shift right arithmetic.

Description: $wd[i] \leftarrow ws[i] \rightarrow w[t]$

The elements in vector *ws* are shifted right arithmetic by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRA.B
     for i in 0 .. WRLEN/8-1
         t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow (WR[ws]_{8i+7})^{t} || WR[ws]_{8i+7..8i+t}endfor
SRA.H
     for i in 0 .. WRLEN/16-1
         t \leftarrow \text{WR}[wt]_{16i+3..16i}WR[wd]_{16i+15..16i} \leftarrow (WR[ws]_{16i+15})^{t} || WR[ws]_{16i+15..16i+t}endfor
SRA.W
     for i in 0 .. WRLEN/32-1
         t \leftarrow \text{WR}[wt]_{32i+4..32i}WR[wd]_{32i+31..32i} \leftarrow (WR[ws]_{32i+31})^{t} || WR[ws]_{32i+31..32i+t}endfor
SRA.D
      for i in 0 .. WRLEN/64-1
         t \leftarrow \text{WR}[wt]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow (WR[ws]_{64i+63})^t || WR[ws]_{64i+63..64i+t}endfor
```
Exceptions:

Purpose: Immediate Shift Right Arithmetic

Immediate bit count shift right arithmetic.

Description: $wd[i] \leftarrow ws[i] \rightarrow sw$

The elements in vector *ws* are shifted right arithmetic by *m* bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRAI.B
    t \leftarrow mfor i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow (WR[ws]_{8i+7})^{t} || WR[ws]_{8i+7..8i+t}endfor
SRAI.H
    t \leftarrow mfor i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow (WR[ws]_{16i+15})^{t} || WR[ws]_{16i+15..16i+t}endfor
SRAI.W
   t \leftarrow mfor i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow (WR[ws]_{32i+31})^{t} || WR[ws]_{32i+31..32i+t}endfor
SRAI.D
   t \leftarrow mfor i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow (WR[ws]_{64i+63})^t || WR[ws]_{64i+63..64i+1}endfor
```
Exceptions:

Purpose: Vector Shift Right Arithmetic Rounded

Vector bit count shift right arithmetic with rounding

 $Description: wd[i] \leftarrow ws[i] \rightarrow (rounded) wt[i]$

The elements in vector *ws* are shifted right arithmetic by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SRAR.B
      for i in 0 .. WRLEN/8-1
           WR[wd]_{8i+7..8i} \leftarrow \text{star}(WR[ws]_{8i+7..8i}, \text{WR}[wt]_{8i+2..8i}, 8)endfor
SRAR.H
      for i in 0 .. WRLEN/16-1
           \texttt{WR}\left[\texttt{wd}\right]_{16\texttt{i}+15\ldots 16\texttt{i}} \gets \texttt{star}\left(\texttt{WR}\left[\texttt{ws}\right]_{16\texttt{i}+15\ldots 16\texttt{i}}, \texttt{ WR}\left[\texttt{wt}\right]_{16\texttt{i}+3\ldots 16\texttt{i}}, \texttt{ 16}\right)endfor
SRAR.W
      for i in 0 .. WRLEN/32-1
           WR[wd]_{32i+31..32i} \leftarrow \text{star}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+4..32i}, 32)endfor
SRAR.D
       for i in 0 .. WRLEN/64-1
           WR[wd]_{64i+63..64i} \leftarrow \text{star}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+5..64i}, 64)endfor
function srar(ts, n, b)
     if n = 0 then
           return ts
     else
           return ((ts_{b-1})^n | t_{s_{b-1..n}}) + ts_{n-1}endif
endfunction srar
```


Purpose: Immediate Shift Right Arithmetic Rounded

Immediate bit count shift right arithmetic with rounding

Description: $wd[i] \leftarrow ws[i] \rightarrow$ (rounded) m

The elements in v ector *ws* are shifted right arithmetic by *m* bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SRARI.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow \text{star}(WR[ws]_{8i+7..8i}, \text{m}, 8)endfor
SRARI.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow \\ \text{srar}(WR[ws]_{16i+15..16i}, m, 16)endfor
SRARI.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow \text{star}(WR[ws]_{32i+31..32i}, m, 32)endfor
SRARI.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow \text{star(WR[ws]_{64i+63..64i}, m, 64)}endfor
function srar(ts, n, b)
    if n = 0 then
        return ts
    else
        return ((ts_{b-1})^n | t_{s_{b-1..n}}) + ts_{n-1}endif
endfunction srar
```


Purpose: Vector Shift Right Logical

Vector bit count shift right logical.

Description: $wd[i] \leftarrow ws[i] \rightarrow w[t]$

The elements in vector *ws* are shifted right logical by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRL.B
      for i in 0 .. WRLEN/8-1
          t \leftarrow \text{WR}[wt]_{8i+2..8i}WR[wd]_{8i+7..8i} \leftarrow 0^t || WR[ws]_{8i+7..8i+t}endfor
SRL.H
      for i in 0 .. WRLEN/16-1
          t \leftarrow \texttt{WR}[wt]_{16i+3..16i}WR[wd]<sub>16i+15</sub>..16i \leftarrow 0<sup>t</sup> || WR[ws]<sub>16i+15</sub>..16i+t
     endfor
SRL.W
      for i in 0 .. WRLEN/32-1
          t \leftarrow \texttt{WR}[\texttt{wt}]_{32i+4..32i}WR[wd]_{32i+31..32i} \leftarrow 0^{t} || WR[ws]_{32i+31..32i+t}endfor
SRL.D
      for i in 0 .. WRLEN/64-1
          t \leftarrow \texttt{WR}[\texttt{wt}]_{64i+5..64i}WR[wd]_{64i+63..64i} \leftarrow (WR[ws]_{64i+63})^t || WR[ws]_{64i+63..64i+t}endfor
```
Exceptions:

Purpose: Immediate Shift Right Logical

Immediate bit count shift right logical.

Description: $wd[i] \leftarrow ws[i] \rightarrow sw$

The elements in vector *ws* are shifted right logical by *m* bits. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SRLI.B
    t \leftarrow mfor i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow 0^t || WR[ws]_{8i+7..8i+t}endfor
SRLI.H
   t \leftarrow mfor i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow 0^t || WR[ws]_{16i+15..16i+t}endfor
SRLI.W
   t \leftarrow mfor i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow 0^t || WR[ws]_{32i+31..32i+t}endfor
SRLI.D
   t \leftarrow m
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow 0^t || WR[ws]_{64i+63..64i+t}endfor
```
Exceptions:

Purpose: Vector Shift Right Logical Rounded

Vector bit count shift right logical with rounding

```
Description:wd[i] \leftarrow ws[i] >>(rounded) wt[i]
```
The elements in vector *ws* are shifted right logical by the number of bits the elements in vector *wt* specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SRLR.B
      for i in 0 .. WRLEN/8-1
           WR[wd]_{8i+7..8i} \leftarrow snlr(WR[ws]_{8i+7..8i}, WR[wt]_{8i+2..8i}, 8)endfor
SRLR.H
      for i in 0 .. WRLEN/16-1
           \texttt{WR}\left[\texttt{wd}\right]_{16\texttt{i}+15\ldots 16\texttt{i}} \gets \texttt{srlr}\left(\texttt{WR}\left[\texttt{ws}\right]_{16\texttt{i}+15\ldots 16\texttt{i}}, \texttt{WR}\left[\texttt{wt}\right]_{16\texttt{i}+3\ldots 16\texttt{i}}, \texttt{16}\right)endfor
SRLR.W
      for i in 0 .. WRLEN/32-1
           \texttt{WR[wd]}_{32i+31..32i} \leftarrow \texttt{srlr(WR[ws]}_{32i+31..32i}, \texttt{WR[wt]}_{32i+4..32i}, \texttt{32)}endfor
SRLR.D
      for i in 0 .. WRLEN/64-1
           WR[wd]_{64i+63..64i} \leftarrow snlr(WR[ws]_{64i+63..64i}, WR[wt]_{64i+5..64i}, 64)endfor
function srlr(ts, n, b)
     if n = 0 then
           return ts
     else
           return (0^n | | ts_{b-1..n}) + ts_{n-1}endif
endfunction srlr
```


Purpose: Immediate Shift Right Logical Rounded

Immediate bit count shift right logical with rounding

Description: $wd[i] \leftarrow ws[i] \rightarrow$ (rounded) m

The elements in vector *ws* are shifted right logical by *m* bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SRLRI.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow srlr(WR[ws]_{8i+7..8i}, m, 8)endfor
SRLRI.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow srlr(WR[ws]_{16i+15..16i}, m, 16)endfor
SRLRI.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow srlr(WR[ws]_{32i+31..32i}, m, 32)endfor
SRLRI.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow srlr(WR[ws]_{64i+63..64i}, m, 64)endfor
function srlr(ts, n, b)
   if n = 0 then
        return ts
    else
        return (0^{n} || ts<sub>b-1..n</sub>) + ts<sub>n-1</sub>
    endif
endfunction srlr
```


Purpose: Vector Store

Vector store element-by-element to base register plus offset memory address.

Description: memory $[rs + s10 + i * sizeof(wd[i])] \leftarrow wd[i]$

The *WRLEN* / 8 bytes in vector *wd* are stored as elements of data format *df* at the effective memory location addressed by the base *rs* and the 10-bit signed immediate offset *s10*.

The *s10* offset in data format *df* units is added to the base *rs* to form the effective memory location address. *rs* and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector store instruction is atomic at the element level with no guaranteed ordering among elemen ts, i.e. each element store is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format *df*. The assembler determines the *s10* bitfield value dividing the byte offset by the size of the data format *df*.

Restrictions:

Address-dependent exceptions are possible.

```
ST.B
   a \leftarrow rs + s10StoreByteVector(WR[wd]<sub>WRLEN-1</sub> 0, a, WRLEN/8)
ST.H
   a \leftarrow rs + s10 * 2StoreHalfwordVector(WR[wd]<sub>WRLEN-1</sub> 0, a, WRLEN/16)
ST.W
   a \leftarrow rs + s10 * 4StoreWordVector(WR[wd]_{WRLEN-1.0}, a, WRLEN/32)
ST.D
   a \leftarrow rs + s10 * 8StoreDoublewordVector(WR[wd]_{WRI,EN-1}.... a, WRLEN/64)
function StoreByteVector(tt, a, n)
   /* Implementation defined store n byte vector tt to virtual
           address a. */
endfunction StoreByteVector
function StoreHalfwordVector(tt, a, n)
   /* Implementation defined store n halfword vector tt to virtual
```

```
address a. */
endfunction StoreHalfwordVector
function StoreWordVector(tt, a, n)
   /* Implementation defined store n word vector tt to virtual
         address a. */
endfunction StoreWordVector
function StoreDoublewordVector(tt, a, n)
   /* Implementation defined store n doubleword vector tt to virtual
          address a. */
endfunction StoreDoublewordVector
```
Reserved Instruction Exception, MSA Disabled Exception. Data access TLB and Address Error Exceptions.

Purpose: Vector Signed Saturated Subtract of Signed Values

Vector subtraction from vector saturating the result as signed value.

 $Description: wd[i] \leftarrow saturate_signed(signed(ws[i]) - signed(wt[i]))$

The elements in vector *wt* are subtracted from the eleme nts in vector *ws*. Signed arithmetic is performed and o verflows clamp to the largest and/or smallest representable signed values before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SUBS_S.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow subs\_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
SUBS_S.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow subs_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
SUBS_S.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow subs_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
SUBS_S.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow subs_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function sat_s(tt, n, b)
    if tt<sub>n-1</sub> = 0 and tt<sub>n-1..b-1</sub> \neq 0<sup>n-b+1</sup> then
         return 0^{n-b+1} || 1^{b-1}endif
    if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
         return 1^{n-b+1} || 0^{b-1}else
        return tt
    endif
endfunction sat_s
```
function subs_s(ts, tt, n) $t \leftarrow (ts_{n-1} \mid \mid ts) - (tt_{n-1} \mid \mid tt)$ return sat_s(t, n+1, n) endfunction subs_s

Exceptions:

Purpose: Vector Unsigned Saturated Subtract of Unsigned Values

Vector subtraction from vector saturating the result as unsigned value.

```
Description: wd[i] \leftarrow saturate_unsigned(unsigned(ws[i]) - unsigned(wt[i]))
```
The elements in vector *wt* are subtracted from the elements in vector *ws*. Unsigned arithmetic is performed and underflows clamp to 0 before writing the result to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SUBS_U.B
    for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow subs_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)endfor
SUBS_U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow subs_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
SUBS_U.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow subs_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
SUBS_U.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow subs_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)endfor
function sat u(tt, n, b)if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} || 1<sup>b</sup>
    else
        return tt
    endif
endfunction sat_u
function subs u(ts, bt, n)t \leftarrow (0 | t s) - (0 | t t)
```

```
if t_n = 0return sat_u(t, n+1, n)
   else
      return 0
endfunction subs_u
```


Purpose: Vector Unsigned Saturated Subtract of Signed from Unsigned

Vector subtraction of signed values from unsigned values saturating the results as unsigned values.

 $Description: wd[i] \leftarrow saturate_unsigned(unsigned(ws[i]) - signed(wt[i]))$

The signed elements in v ector *wt* are subtracted from the un signed elements in v ector *ws*. The signe d result is unsigned saturated and written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SUBSUS_U.B
     for i in 0 .. WRLEN/8-1
        WR[wd]_{8i+7..8i} \leftarrow subsus_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
SUBSUS U.H
     for i in 0 .. WRLEN/16-1
        WR[wd]_{16i+15..16i} \leftarrow subsus_u(WR[ws]<sub>16i+15..16i</sub>, WR[wt]<sub>16i+15..16i</sub>, 16)
    endfor
SUBSUS_U.W
     for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow subsus_u(WR[ws]<sub>32i+31..32i</sub>, WR[wt]<sub>32i+31..32i</sub>, 32)
    endfor
SUBSUS_U.D
     for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow subsus_u(WR[ws]<sub>64i+63..64i</sub>, WR[wt]<sub>64i+63..64i</sub>, 64)
    endfor
function sat u(tt, n, b)if tt_{n-1..b} \neq 0^{n-b} then
        return 0^{n-b} || 1^belse
        return tt
    endif
endfunction sat_u
function subsus u(ts, bt, n)t \leftarrow (0 | t s) - (t t_{n-1} | t t)
```

```
if t_n = 0return sat_u(t, n+1, n)
   else
      return 0
endfunction subsus_u
```


Purpose: Vector Signed Saturated Subtract of Unsigned Values

Vector subtraction from vector of unsigned values saturating the results as signed values.

 $Description: wd[i] \leftarrow saturate_signed(unsigned(ws[i]) - unsigned(wt[i]))$

The unsigned elements in vector *wt* are subtracted from the unsigned elements in v ector *ws*. The si gned result is signed saturated and written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
SUBSUU_S.B
     for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow subsuu_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
    endfor
SUBSUU_S.H
      for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow \text{subsu} \text{su} \text{M} \text{R[ws]}_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)endfor
SUBSUU_S.W
     for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow subsuu_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)endfor
SUBSUU_S.D
      for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow \text{subsu} \text{su} \text{M} \text{R[ws]}_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor
function sat s(tt, n, b)
     if tt<sub>n-1</sub> = 0 and tt<sub>n-1..b-1</sub> \neq 0<sup>n-b+1</sup> then
          return 0^{n-b+1} || 1^{b-1}endif
     if tt<sub>n-1</sub> = 1 and tt<sub>n-1..b-1</sub> \neq 1<sup>n-b+1</sup> then
          return 1^{n-b+1} || 0^{b-1}else
         return tt
    endif
endfunction sat_s
```
function subsuu_s(ts, tt, n) $t \leftarrow (0 | t s) - (0 | t t)$ return sat_s(t, n+1, n) endfunction subsuu_s

Exceptions:

Vector subtraction from vector.

Description: $wd[i] \leftarrow ws[i] - wt[i]$

The elements in vector *wt* are subtracted from the elements in vector *ws*. The result is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBV.B
        for i in 0 .. WRLEN/8-1
               \texttt{WR}\left[\texttt{wd}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}} \gets \texttt{WR}\left[\texttt{ws}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}} \texttt{ - }\texttt{WR}\left[\texttt{wt}\right]_{8\texttt{i}+7\texttt{.}.8\texttt{i}}endfor
SUBV.H
        for i in 0 .. WRLEN/16-1
               WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} - WR[wt]_{16i+15..16i}endfor
SUBV.W
        for i in 0 .. WRLEN/32-1
               WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} - WR[wt]_{32i+31..32i}endfor
SUBV.D
        for i in 0 .. WRLEN/64-1
               \texttt{WR}\left[\texttt{wd}\right]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}} \leftarrow \texttt{WR}\left[\texttt{ws}\right]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}} \;\texttt{-}\; \texttt{WR}\left[\texttt{wt}\right]_{64\mathtt{i}+63\mathtt{...}64\mathtt{i}}endfor
```
Exceptions:

Purpose: Immediate Subtract

Immediate subtraction from vector.

Description: $wd[i] \leftarrow ws[i] - u5$

The 5-bit immediate unsigned value *u5* is subtracted from the elements in v ector *ws*. The r esult is written to vector *wd*.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
SUBVI.B
   t \leftarrow 0^3 || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/8-1
         WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} - t
    endfor
SUBVI.H
    t \leftarrow 0^{11} || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/16-1
         WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} - t
    endfor
SUBVI.W
    t \leftarrow 0^{27} || u5_{4...0}for i in 0 .. WRLEN/32-1
         WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} - t
    endfor
SUBVI.D
    t \leftarrow 0^{59} || u5<sub>4..0</sub>
    for i in 0 .. WRLEN/64-1
         WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} - t
    endfor
```
Exceptions:

Purpose: Vector Data Preserving Shuffle

Vector elements selective copy based on the control vector preserving the input data vectors.

```
Description: wd < vector_shuffle(control(wd), ws, wt)
```
The vector shuffle instructions selectively copy data elements from the concatenation of vectors *ws* and *wt* into vector *wd* based on the corresponding control element in *wd*.

The least significant 6 bits in *wd* control elements modulo the number of elements in the concatenated vectors *ws*, *wt* specify the index of the source element. If bit 6 or bit 7 is 1, there will be no copy, but rather the destination element is set to 0.

The operands and results are values in integer data format *df*.

Restrictions:

No data-dependent exceptions are possible.

```
VSHF.B
     v \leftarrow \text{WR}[ws] \mid |\text{WR}[wt]for i in 0 .. WRLEN/8-1
           k \leftarrow \text{WR}[\text{wd}]_{8i+5..8i} \text{mod} (\text{WRLEN}/4)if WR[wd]_{8i+7..8i+6} \neq 0 then
                 WR[wd]_{8i+7..8i} \leftarrow 0else
                  WR[wd]_{8i+7..8i} \leftarrow v_{8k+7..8k}endif
      endfor
VSHF.H
     v \leftarrow \text{WR}[\text{ws}] \mid |\text{WR}[\text{wt}]for i in 0 .. WRLEN/16-1
           k \leftarrow \texttt{WR}[\texttt{wd}]_{16\texttt{i} + 5\ldots 16\texttt{i}} \texttt{mod} (\texttt{WRLEN}/8)if WR[wd]_{16i+7..16i+6} \neq 0 then
                  WR[wd]<sub>16i+15..16i</sub> \leftarrow 0
           else
                  WR[wd]_{16i+15..16i} \leftarrow v_{16k+15..16k}endif
      endfor
VSHF.W
     v \leftarrow \text{WR}[\text{ws}] \mid \mid \text{WR}[\text{wt}]for i in 0 .. WRLEN/32-1
           k \leftarrow \text{WR}[\text{wd}]_{32i+5..32i} \text{ mod } (\text{WRLEN}/16)
```

```
if WR[wd]_{32i+7..32i+6} \neq 0 then
                     WR[wd]_{32i+31..32i} \leftarrow 0else
                     \texttt{WR}\left[\texttt{wd}\right]_{32\texttt{i}+31\ldots 32\texttt{i}} \leftarrow \texttt{v}_{32\texttt{k}+31\ldots 32\texttt{k}}endif
       endfor
VSHF.D
      v \leftarrow \text{WR}[ws] \mid |\text{WR}[wt]for i in 0 .. WRLEN/64-1
              \texttt{k} \gets \texttt{WR}[\texttt{wd}]_{\texttt{64i+5..64i}} \texttt{mod} \texttt{(WRLEN/32)}if WR[wd]_{64i+7..64i+6} \neq 0 then
                      WR[wd]_{64i+63..64i} \leftarrow 0else
                     \texttt{WR}\left[\texttt{wd}\right]_{64\texttt{i}+63\ldots64\texttt{i}} \leftarrow \verb"v"_{64\texttt{k}+63\ldots64\texttt{k}}endif
       endfor
```


XOR.V wd,ws,wt **MSA**

Purpose: Vector Logical Exclusive Or

Vector by vector logical exclusive or.

Description: wd \leftarrow ws XOR wt

Each bit of vector *ws* is combined with the corresponding bit of vector *wt* in a bi twise logical XOR operation. The result is written to vector *wd*.

The operands and results are bit vector values.

Restrictions:

No data-dependent exceptions are possible.

Operation:

 $WR[wd] \leftarrow WR[ws] xor WR[wt]$

Exceptions:

XORI.B wd,ws,i8 **MSA**

Purpose: Immediate Logical Exclusive Or

Immediate by vector logical exclusive or.

Description: $wd[i] \leftarrow ws[i]$ XOR i8

Each byte element of vector *ws* is combined with the 8-bit immediate *i8* in a bitwis e logical XOR operation. The result is written to vector *wd*.

The operands and results are values in integer byte data format.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
 for i in 0 .. WRLEN/8-1
      \texttt{WR}[\texttt{wd}]_{8i+7\ldots8i} \gets \texttt{WR}[\texttt{ws}]_{8i+7\ldots8i} \texttt{xor} \texttt{is}_{7\ldots0}endfor
```
Exceptions:

Vector Registers Partitioning

MSA allows for multi-threaded implementations with fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed. When the hardware runs out of physical registers, the OS re-schedules the running threads or processes to accommodate for the pending requests.

The OS is responsible for saving and restoring the vector registers on software context switching. The actual mapping of the physical registers to the thread contexts is managed by the hardware itself and it is totally invisible to the software.

An overview of the this process is presented in the following sections. The hardware/software interface used for vector register allocation and software context switching relies on the MSA control registers and the MSA Access Disabled Exception, all described in [Section 3.4 "MSA Control Registers"](#page-38-0) and [Section 3.5 "Exceptions"](#page-48-0).

A.1 Vector Registers Mapping

Let's assume an implementation with 4 hardware thread contexts tc₀, …, tc₃, and 64 physical vector registers pv₀, …, pv_{63} . Each hardware thread context has its own set of MSA control registers.

The hardware maintains a look-up table with the mapping of the 64 physical registers to any of the architecturally defined 32 vector registers W0, …, W31 usable from within the 4 hardware thread contexts. Hypothetically, the look-up table could be as shown in [Table A.1.](#page-319-0)

Table A.1 Physical-to-Thread Context Vector Register Mapping (Hardware Internal)

The OS grants a vector register to a hardware thread context by writing the register index to *MSAMap*. The successful mapping is confirmed in *MSAAccess*. For example, on writing 1 to *MSAMap*, the hardware finds a free physical

register, maps it to W1 for tc₀, and updates its internal look-up table (see [Table A.2\)](#page-320-0). Now that the context tc₀ already using W2 is being granted access to vector register is W1, the tc₀ *MSAAccess* control register changes from $0x00000004$ (only *MSAAccess_{W2}* bit set) to $0x00000006$ (now *MSAAccess_{W2}* and *MSAAccess_{W1}* bits are set).

If the hardware runs out of physical vector registers to map, the *MSAAccess* does not change. To confirm the availability, the OS should read back and check *MSAAccess*.

Table A.2 Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal)

1. Updated entry.

A.2 Saving/Restoring Vector Registers on Context Switch

Using the above hardware implementation, i.e. 4 thread contexts tc_0 , …, tc_3 , and 64 physical vector registers pv_0 , …, pv_{63} , the OS manages the context switching for a set of software threads, s_0 , ..., s_{10} , s_{11} , s_{12} , ... Two look-up tables are used for this purpose: one with the status of the software context mapping and previously saved vector registers [\(Table A.3](#page-320-1)) and the second with the vector register usage for each software thread [\(Table A.4](#page-321-0)).

[Table A.3](#page-320-1) and [Table A.4](#page-321-0) show software thread s_{10} on thread context tc₀ using vector register W2. The other running thread is s_{11} on tc₃ using W0 and W5. The hardware view of this configuration has been presented above in Table [A.1.](#page-319-0) In [Table A.3](#page-320-1), thread s_{12} is waiting to be scheduled and has vector register W1 saved from a previous run.

Software Thread	Hardware Thread Context	Status	Saved Registers (Hex Mask)	Saved Registers (Register List)
S_{10}	tc ₀	running on	0x00000000	none
S_{11}	tc ₃	running on	0x00000000	none
s_{12}	N/A	waiting	0x00000002	W1

Table A.3 Context Mapping Table (OS Internal)

Software Thread	Hardware Thread Context	MSAAccess (Hex Mask)	MSAAccess (Register List)
S_{10}	tc ₀	0x00000004	W2
S_{11}	tc ₃	0x00000021	W ₀ , W ₅

Table A.4 Register Usage Table (OS Internal)

Let's suppose there is context switch between s_{10} and s_{12} on tc₀. What the OS does is to start running s_{12} on tc₀ without changing the current tc₀ *MSAAccess*, but setting in *MSASave* all the bits set in either *MSAAccess* or in the s₁₂ saved registers mask. Therefore *MSASave* has two bits set: *MSASave_{W2}* and *MSASave_{W1}*, which allows for saving W2 register used by s_{10} and restoring W1 register already saved for s_{12} when this register is requested.

If the first MSA instruction s_{12}/t_{0} runs writes vector register W2 and reads vector register W1, the hardware sets $MSARequest_{W1}$, $MSARequest_{W2}$ and signals the MSA Access Disabled Exception. The exception is signaled because W2 needs to be saved, i.e. *MSASave_{W2}* is set, and W1 is not available i.e. *MSAAccess_{W1}* is clear. Then, the OS will take the following actions:

- Save W2 because *MSASave_{W2}* is set. From the register usage [Table A.4](#page-321-0) it is known that tc₀/W2 belongs to s₁₀. Saving W2 requires a vector store followed by setting bit 2 in Saved Registers Mask of s_{10} , and clearing the *MSASaveW2*.
- Request a new physical vector register for W1 by writing 1 to *MSAMap*.
- Restore the previous W1 used by s_{12} according to the Saved Registers Mask in [Table A.3](#page-320-1). Restoring W1 requires a vector load followed by clearing *MSASaveW1*. Because W1 has been written, the hardware will set *MSAModifyW1*.
- Clear *MSAModify_{W1}* because the restored W1 is not changed with respect of the saved value. In this context, the s12 Saved Registers Mask bit W1 is still relevant and should be preserved as set.

[Table A.5](#page-321-1) and [Table A.6](#page-322-0) show the software context mapping / saved registers and the vector register usage look-up tables after these updates.

1. Updated entry.

Table A.6 Updated Register Usage Table (OS Internal)

1. Updated entry, s_{10} changed to s_{12} .

A.3 Re-allocating Physical Vector Registers

A physical register is mapped to a thread context/architecture register by writing the architecture register index to *MSAMap*. It is not relevant if the software knows what the particular mapping is — it can always access the same register from the same hardware thread context.

Physical vector registers re-allocation from one software thread to another on the same thread context (intra re-allocation) is done by setting the corresponding bits in the *MSASave* control register. If the new software thread starts with *MSASave* being identical to *MSAAccess*, it is guaranteed all vector registers used by the new software thread are properly saved/restored. An example of this procedure is presented above in [Section A.2 "Saving/Restoring Vector](#page-320-2) [Registers on Context Switch".](#page-320-2)

Inter-thread contexts physical vector registers re-allocation (between different hardware thread contexts), mandates the owner thread context to save all the registers intended for re-allocation and unmap them by writing the corresponding indexes to *MSAUnmap*. To exemplify, let's start from the configuration shown in [Table A.5](#page-321-1) / [Table A.6](#page-322-0) (OS view) and [Table A.2](#page-320-0) (hardware view). If the software decides to free up vector register W0 on tc₃ when re-scheduling s_{11} , then it saves W0, marks W0 as saved for s_{11} , and writes 0 to *MSAUnmap*. Then, the hardware will mark pv_1 , i.e. the hypothetical mapping in [Table A.2](#page-320-0) used for W0/tc₃, as free. In a different thread context, let's say tc₁, the software could now map a new vector register, e.g. W9, and if the hardware decides pv_1 is the next free register, pv_1 will be used by tc_1 for W9.

A.4 Heuristic for Vector Register Allocation

The performance of a multithreaded MSA implementation with less than 32 vector registers per thread context depends the actual register usage at run-time and the OS scheduling strategy.

In a typical application, one software thread might use lots of vector registers for longer time, while the other threads sporadically use very few. The OS could schedule the most demanding software thread on the same thread context, while time-sharing another context for the software threads with a lighter usage pattern.

Revision History

MIPS® Architecture for Programmers Volume IV-j: The MIPS32® SIMD Architecture Module, Revision 1.12 325