

Document Number: MD00874 Revision 00.10 May 15, 2011

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Tech, LLC, a Wave Computing company ("MIPS") and MIPS' affiliates as applicable. Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS or MIPS' affiliates as applicable or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines. Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS (AND MIPS' AFFILIATES AS APPLICABLE) reserve the right to change the information contained in this document to improve function, design or otherwise.

MIPS and MIPS' affiliates do not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS-3, MIPS-3, MIPS-3, microMIPS-32, microMIPS-30, MIPS-30, MIPS-16, MIPS-16e, MIPS-Based, MIPS-Based, MIPS-VERIFIED, Aptiv logo, microAptiv logo, interAptiv logo, microMIPS logo, MIPS Technologies logo, MIPS-VERIFIED logo, proAptiv logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, M14K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, 1074Kf, 1074Kc, 1074Kf, R3000, R4000, R5000, Aptiv, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, Corextend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, IASim, iFlowtrace, interAptiv, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, microAptiv, microMIPS, Navigator, OCI, PDtrace, the Pipeline, proAptiv, Pro Series, SEAD-3, SmartMIPS, SOC-it, and YAMON are trademarks or registered trademarks of MIPS and MIPS' affiliates as applicable in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Contents

Introduction	
Programming model	
Instruction set	
CPU initialization	
Exception vector and exception types	
Migrating applications	
Summary	

Introduction

The purpose of this document is to describe the ease of migration from an ARM7, ARM9 or ARM11 to the MIPS® architecture and cores.

MIPS Technologies supports the MIPS32® and MIPS64® instruction set architectures. MIPS64 allows 64-bit addressing modes to facilitate larger virtual address space. Migration from the MIPS32 to the MIPS64 architecture is a seamless path.

ARM is a 32-bit architecture . Beyond 32-bit and 64-bit, both MIPS and ARM supports 16 bit instructions for improved code density. Both architectures also support floating point.

Typically the application code running on these architectures is coded in a high level language such as C or C++, so porting between architectures is straightforward. MIPS provides a GNU tool chain that that can efficiently recompile the code to a MIPS platform. The extensive ecosystem for MIPS provides a variety of operating systems, software development tools and platforms from a broad range of vendors.

The bulk of the migration effort between architectures involves low-level boot code and device initialization. The areas that need special attention are: programming model, virtual to physical address mapping differences, cache and TLB initialization, differences in exception vectors and exception types and interrupt exceptions. For assembly code translation, the user needs to understand the differences in instruction set and register calling conventions.

This document is not meant to be an architecture reference manual nor a software users guide. The purpose of this document is to illustrate the differences in areas that need special attention by the user and also provides sample code segments for initialization of the resources.


The user is encouraged to refer to the following documents for further reading and references:

MIPS32® Architecture for Programmers Volume I: Introduction to the MIPS32® Architecture MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set MIPS® Architecture for Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture YAMON™ Porting Requirements Specification YAMON™ User's Manual

Details on tools and software, development kits, reference and users manuals and application notes can be found at mips.com.

Programming Model

MIPS Security Levels:



At the kernel level all processor resources are accessible. At the supervisor level all registers, supervisor segment and the 2GB user segment are accessible. At the user level the 2GB virtual address space is accessible. Typical usages are kernel and user modes. Supervisor mode is rarely used.

The kernel, supervisor and user state selection is made via the status register.



Mode	KSU	ERL	EXL
Kernel	хх	х	1
	хх	1	х
	00	Х	Х
Supervisor	0 1	0	0
User	10	0	0

ARM cores support 8 operating modes. FIQ, IRQ, Supervisor, System, Monitor, User, Undefined and Abort. Applications normally run in user mode.

MIPS handles interrupt exceptions, undefined instructions and memory access violations in the kernel mode.


MIPS32 architecture specifies fixed memory map. The address space is divided into 4 regions:

- kseg2, TLB-mapped cacheable kernel space
- kseg1, direct-mapped uncached kernel space
- kseg0, direct-mapped cached kernel space
- kuseg, TLB-mapped cacheable user space

kseg0 and kseg1 segments are direct mapped and map to the first 512 megabytes of the physical address space. The rest of the regions are TLB-mapped and cacheable. Reset vector is 0xBFC00000 - kseg1. All exceptions default to kseg1 and can be relocated to kseg0 upon enabling of caches.

The ARM reset vector defaults to 0x00000000 or 0xFFFF0000 based on the SCTLR.V bit. When the MMU is enabled the vector table can be located anywhere in the memory. The MMU and the MPU allow several different regions of memory with different protection and cache-ability attributes in ARM cores. Address space is flat and address translation takes place in mapped regions.

The following figure shows the virtual address to physical address mapping of the modes supported in MIPS cores:



Instruction set

Instruction sets for MIPS and ARM are similar. MIPS also supports application specific extensions (ASE) for DSP, security, multi-threading and other technologies. The CorExtendTM feature enables user defined instructions to be part of the core instructions set. All instruction in ARM can be conditionally executed based on ALU condition codes. MIPS provides conditional branches only. The MIPS ISA is fully backward-compatible and to some extent the ARMs architecture is also backward-compatible. The following table lists the classes of instructions that both architectures support.

	ARM1136JF-S TM	MIPS32® 24Kc tm
Add	$ADD\{cond\}\{S\} < Rd>, < Rn>, < operand2>$	ADD rd, rs, rt
Subtract	SUB{cond}{S} <rd>, <rn>, <operand2></operand2></rn></rd>	SUB rd, rs, rt
Multiply	$MUL\{cond\}\{S\} < Rd>, < Rm>, < Rs>$	MUL rd, rs, rt
Multiply-accumulate	$MLA\{cond\}\{S\} < Rd>, < Rm>, < Rs>, < Rn>$	MADD rs, rt
Count leading zeros	CLZ{cond} <rd>, <rm></rm></rd>	CLZ rd, rs
AND	$AND\{cond\}\{S\}\$ $<$ Rd> $>$, $<$ Rn> $>$, $<$ operand2>	ADD rd, rs, rt
XOR	$EOR\{cond\}\{S\}\$ $<$ Rd> $>$, $<$ Rn> $>$, $<$ operand2>	XOR rd, rs, rt
OR	$ORR\{cond\}\{S\}\ \langle Rd\rangle, \langle Rn\rangle, \langle operand2\rangle$	OR rd, rs, rt
Branch	B{cond} <label></label>	J target
Branch with link	BL{cond} <label></label>	JAL target
Branch and exchange	BX{cond} <rm></rm>	JALX target
Word	$LDR\{cond\} < Rd>, < a_mode2>$	LW rt, offset(base)
Byte	LDR{cond}B <rd>, <a_mode2></a_mode2></rd>	LBU rt, offset(base)
Byte signed	LDR{cond}SB <rd>, <a_mode3></a_mode3></rd>	LB rt, offset(base)
Halfword	LDR{cond}H <rd>, <a_mode3></a_mode3></rd>	LHU rt, offset(base)
Halfword signed	LDR{cond}SH <rd>, <a_mode3></a_mode3></rd>	LH rt, offset(base)
Word	STR{cond} <rd>, <a_mode2></a_mode2></rd>	SW rt, offset(base)
Byte	STR{cond}B <rd>, <a_mode2></a_mode2></rd>	SB rt, offset(base)
Halfword	STR{cond}H <rd>, <a_mode3></a_mode3></rd>	SH rt, offset(base)
Move to ARM reg from	$MRC\{cond\} < cp_num>, < op1>, < Rd>, < CRn>,$	
coproc	<crm>{, <op2>}</op2></crm>	MFC0 rt, rd, sel
Move to coproc from ARM	$MCR\{cond\} < cp_num>, < op1>, < Rd>, < CRn>,$	
reg	<crm>{, <op2>}</op2></crm>	MTC0 rt, rd, sel
0	T	
Signed add high 16 + 16, low	CADD16 (aand) aDda aDna aDna	ADDO DII ad ac at
16 + 16, set GE flags	SADD16{cond} <rd>, <rn>, <rm></rm></rn></rd>	ADDQ.PH rd,rs,rt
Saturated add high 16 + 16, low 16 + 16	QADD16{cond} <rd>, <rn>, <rm></rm></rn></rd>	ADDQ_S.PH rd,rs,rt
Signed high 16 - low 16, low	QADD10(colid) \Ru>, \Rii>, \Riii>	ADDQ_5.111 tu,18,10
16 + high 16, set GE flags	SSUBADDX{cond} <rd>, <rn>, <rm></rm></rn></rd>	SUBQ.PH rd,rs,rt
Saturated high 16 - low 16,	booting in, in, in	o o o Qui i i i i i i i i i i i i i i i i i i
low 16 + high 16	QSUBADDX{cond} <rd>, <rn>, <rm></rm></rn></rd>	SUBQ_S.PH rd,rs,rt
ÿ	UQADD8{cond} <rd>, <rn>, <rm></rm></rn></rd>	ADDU_S.QB rd, rs, rt
Four saturated 8 - 8	QSUB8{cond} <rd>, <rn>, <rm></rm></rn></rd>	ADD_S.QB rd, rs, rt
	UQSUB8{cond} <rd>, <rm></rm></rd>	SUBU_S.QB rd, rs, rt
2 3 di Sataratea diibigilea 3 0	e ve ze (cone) ata, an, an,	~ 02 0_5. XD 10, 15, 1t

CPU Initialization

The cache architecture for both the ARM and MIPS architectures are fairly similar: independent L1 for instruction and data and common a L2. MIPS caches are 1, 2 or 4 ways set associate and the line size is 4 or 8 words. Both architectures support write-back and write-thru options. Caches are disabled at reset.

The following code segments show cache operations for a MIPS32 24Kc core and the ARM1136JF-S:

Function	ARM1136JF-S TM	MIPS32® 24Kc TM
Enabling	MRC p15, 0, r0, c1, c0, 0; read	mfc0 t0, C0_Config1
Cache	CP15 register 1 into r0	/* set kseg0 as Cacheable, noncoherent, write-back, write allocate */
	ORR $r0, r0, \#(0x1 << 12)$; enable I	ori t0,t0, 0x3
	Cache	mtc0 t0, C0_Config1
	ORR $r0, r0, \#(0x1 << 2)$; enable D	
	Cache	
	MCR p15, 0, r0, c1, c0, 0; write	
	CP15 register 1	

Function	ARM1136JF-S TM	MIPS32® 24Kc tm
Invalidate		mfc0 a1, C0_Config1
Cache	MRC p15,0,R0,c0,c0,1; Read cache type reg	and a1, M_Config1IL
	AND R0,R0,#0x1C0000; Extract D cache size	srl a1, S_Config1IL
	MOV R0,R0, LSR #18; Move to bottom bits	li v0, 0x2
	ADD R0,R0,#7; Get Index loop max	sll v0, a1 /* a1 = I-cache line size */
	MOV R1,#3:SHL:30; Set up Set = 3	mfc0 t9, C0_Config1
	MOV R2,#0; Set up Index counter	and t8, t9, M_Config1IA
	MOV R3,#1	srl t8, S_Config1IA
	MOV R3,R3, LSL R0; Set up Index loop max	addiu t8, 1 /* t8 = associativity */
	index_loop	and t9, M_Config1IS
	ORR R4,R2,R1; Way and Set format	srl t9, S_Config1IS
	MCR p15,0,R4,c7,c14,2; Clean&inval D cache	li t7, 0x40
	line	sll t7, t9 /* t7 = sets per way */
	ADD R2,R2,#1:SHL:5; Increment Index	multu t8, t7
	CMP R2,R3; Done all index values?	mflo a0 /* a0=cache size */
	BNE index_loop; Loop until done	MTC0(zero, C0_TagHi)
		MTC0(zero, C0_TagLo)
		0:
		li a2, KSEG0BASE /* Calc 1st cache line address*/
		addu a3, a2, a0 /* Calc last cache line address*/
		subu a3, a1
		1: /* Loop through all lines, invalidating each of them */
		cache ICACHE_INDEX_STORE_TAG, 0(a2) /* clear tag */
		bne a2, a3, 1b
		addu a2, a1

TLB initialization:

Both the ARM and MIPS architectures support virtual-to-physical address translation via TLB scheme. Page sizes ranging from 4KB to 256MB are supported by both architectures. In the MIPS architecture, on a TLB miss, a system exception is raised and an exception handler loads the appropriate configuration in the TLB. In the ARM architecture, TLB misses are handled in hardware by a two-level page table walk mechanism. MIPS also supports a couple of simpler schemes - Fixed address translation and Block address translation. ARM supports such schemes via the Memory Protection Unit (MPU).

The following code segment shows TLB initialization:

Function	ARM1136JF-S TM	MIPS32® 24Kc tm
Initialize	- N/A	void initTLBEntryByIndex (int idx) {
TLB Entry		int i;
		asmvolatile ("move \$t0, %0" : : "r"
		(idx));
		asmvolatile (
		"mtc0 \$t0, \$0, 0;" // set index
		"lui \$t1, 0xa000;"
		"sll \$t0, \$t0, 16;"
		"or \$t1, \$t0,\$t1;"
		"mtc0 \$t1, \$10,0;" //entryhi
		"mtc0 \$zero, \$2,0;" //entrylo0
		"mtc0 \$zero, \$3,0;" //entrylo1
		"mtc0 \$zero, \$5,0;" //pagemask
		"tlbwi;"
		"ehb;"
);
		return;
		}

Exception vector and exception type

The following table is a summary of the exception vector and types for the MIPS and ARM architectures:

ARM1136JF-S TM	MIPS32® 24Kc TM
exceptions	Support 35 different types/priorities of exceptions: offering the programmer more knowledge of what went wrong and allowing the user to handle it differently
Exception base is predefined to 0x0000.0000 and 0xFFFF.0000	Exception base is predefined to 0xBFC0.0000 and 0x8000.0000
	Exception base can be changed by EBase

The following tables list the details of exception vector, exception types and priorities for the ARM and MIPS architectures:

		MIPS Exception vector address	Exception Types
ARM Exception vector		(SI_UseExceptionBase, Status.BEV, Status.EXL,	
address(V=0, V=1)	Mode on entry	Cause.IV, EJTAG ProbEn)	
0x0000.0000,	· · · · · · · · · · · · · · · · · · ·	16#BFC0.0000	Reset, NMI
0xFFFF.0000	Supervisor		
0x0000.0004,		16#BFC0.0200	Other, TLB Refill
0xFFFF.0004	Undefined		,
0x0000.0008,		16#BFC0.0300	Cache Error
0xFFFF.0008	Supervisor		
0x0000.000C,		16#BFC0.0380	TLB Refill, Interrupt, All
0xFFFF.000C	Prefetch Abort		Others
0x0000.0010,		16#BFC0.0400	Interrupt
0xFFFF.0010	Data Abort		
0x0000.0014,		16#BFC0.0480	EJTAG Debug
0xFFFF.0014	Reserved		
0x0000.0018,		16#8000.0180	TLB Refill, Interrupt, All
0xFFFF.0018	IRQ		Others
0x0000.001C,		16#8000.0280	Interrupt
0xFFFF.001C	FIQ		
		16#A000.0100	Cache Error
		16#FF20.0200	EJTAG Debug
		EBase3130=2#10 1	Cache Error
		EBase2812	
		EBase120=16#000	
		EBase3130=2#10 1	EJTAG Debug
		EBase2812	
		EBase120=16#480	

EBase3130=2#10	All Others, Reset, NMI
EBase2912	
EBase120=16#000	
EBase3130=2#10	All Others, TLB Refill
EBase2912	
EBase120=16#200	
EBase3130=2#10	TLB Refill, Interrupt, All
EBase2912	Others
EBase120=16#380	
EBase3130=2#10	Interrupt
EBase2912	
EBase120=16#400	
EBase3130=2#10	EJTAG Debug
EBase2912	
EBase120=16#480	
2#101	Cache Error
SI_ExceptionBase[28:12]	
16#300	

ARM1136JF-S	ГМ	MIPS32® 24Kc™		
Priority	Name	Priority	Name	Description
	Reset (highest			Assertion of SI_Reset
1	priority).	1	Reset	signal
				EJTAG Debug Single
		2	DSS	Step
				EJTAG Debug
				Interrupt.; caused by
				the assertion of the
				external EJ_DINT input,
				or by setting the
				EjtagBrk bit in the ECR
		3	DINT	register
				Debug Data Break
		4	DDBLImpr/DDBSImpr	Load/Store Imprecise
				Asserting edge of
		5	NMI	SI_NMI signal
				TLB write that conflicts
2	Precise Data Abort.	6	Machine Check	with an existing entry
				Assertion of unmasked
				hardware or software
3	FIQ.	7	Interrupt	interrupt signal
4	IRQ.			
	SWI (lowest			
7	priority)			
				Deferred Watch
		_		(unmasked by K DM-
		8	Deferred Watch	>!(K DM) transition)
				EJTAG debug hardware
			212	instruction break
		9	DIB	matched

				A reference to an
				address in one of the
		10	WATCH	watch registers (fetch)
		10	WATCH	Fetch address
				alignment error; fetch
	- 6.1.1.			reference to protected
6	Prefetch Abort.	11	AdEL	address.
				Fetch TLB miss; fetch
				TLB hit to page with
2	Precise Data Abort.	12	TLBL	V=0
				Parity error on ICache
		13	ICache Error	access
	Imprecise Data			Instruction fetch bus
5	Aborts.	14	IBE	error
				EJTAG Breakpoint
				(execution of SDBBP
		15	DBp	instruction)
				Execution of SYSCALL
		16	Sys	instruction
			<i>I</i> -	Execution of BREAK
7	ВКРТ	17	Вр	instruction
,	DIG 1	1,	56	Execution of a
				coprocessor instruction
				for a coprocessor that
		18	СрU	is not enabled
		10	СРО	Execution of a
				CorExtend instruction
				modifying local state
				when CorExtend is not
		10	CELL	
		19	CEU	enabled
_	Undefined	20	6.	Execution of a
7	instruction	20	RI	Reserved Instruction
				Floating Point
		21	FPE	exception
				Coprocessor2
		22	C2E	Exception
				Implementation
				specific Coprocessor2
		23	IS1	exception
				Execution of an
				arithmetic instruction
		24	Ov	that overflowed
				Execution of a trap
				(when trap condition is
		25	Tr	true)
				EJTAG Data Address
		26	DDBL / DDBS	Break (address only)
			, = = = =	A reference to an
				address in one of the
		27	WATCH	watch registers (data)
2	Precise Data Abort.	28	AdEL	Load address alignment
	i Tecise Data ADUIT.	20	AULL	Load address alignment

				error. Load reference
				to protected address
				Store address
				alignment error. Store
2	Precise Data Abort.	29	AdES	to protected address
				Load TLB miss. Load
				TLB hit to page with
2	Precise Data Abort.	30	TLBL	V=0
				Store TLB miss. Store
				TLB hit to page with
2	Precise Data Abort.	31	TLBS	V=0
				Store to TLB page with
2	Precise Data Abort.	32	TLB Mod	D=0
	Imprecise Data			Cache parity error -
5	Aborts.	33	DCache Error	imprecise
	Imprecise Data			L2 Cache ECC error -
5	Aborts.	34	L2 Cache Error	imprecise
	Imprecise Data			Load or store bus error
5	Aborts.	35	DBE	- imprecise

Interrupt exception

The MIPS and ARM architectures have similar interrupt schemes. The MIPS architecture has an integrated interrupt controller that supports up to 6 priorities in VI mode and up to 63 priorities in EIC mode. The ARM architecture requires an external interrupt controller to support VI mode. External interrupts are mapped to FIQ and IRQ; hence faster response times on the MIPS architecture. The MIPS architecture also has a cause register that reflects the cause of the interrupt. The following table summarizes the interrupt schemes for each architecture:

ARM1136JF-S TM	MIPS32® 24Kc TM	
Two types FIQ and IRQ	One type but 3 operating modes (Compatibility, VI,	
	EIC)	
Bank registers for supporting better interrupt	Shadow register for better interrupt service response	
response		
Maximum 16 active registers can be used	Maximum 32 active registers can be used	
Need to handshake with external interrupt controller to get effective vector address	Has faster interrupt response time (CPU will calculate the vector address	

The following table details the interrupt exceptions for ARM and MIPS.

A DA 4 E	NAIDC22® 24K-IM
ARMv5	MIPS32® 24Kc™

Exception Address	FIQhandler	Exception Address	Interrupt Handler
0x0000.001C	LDR PC, [R8,#HandlerAddress]	0x8000.02A0	Interrupt Handler 1
			Include code to process the interrupt ERET
#Handler Addr1	FIQ1handler Include code to process	0x8000.02C0	Interrupt Handler 2
	the interrupt STR R0, [R8,#AckFinished]		Include code to process the interrupt
	SUBS PC, R14, #4 		 ERET
#Handler Addr2	FIQ2handler Include code to process	0x8000.02E0	Interrupt Handler 3
	the interrupt		Include code to process the interrupt
	STR RO, [R8,#AckFinished]		
	SUBS PC, R14, #4		
			ERET
Exception Address	FIQhandler	Exception Address	Interrupt Handler
#Handler Addr1	FIQ1handler Include code to process the interrupt	0x8000.02A0	Interrupt Handler 1 Include code to process the interrupt
	STR R0, [R8,#AckFinished]		
	SUBS PC, R14, #4		 ERET
### A d d a 2	 5103h II	00000 03.00	
#Handler Addr2	FIQ2handler Include code to process	0x8000.02C0	Interrupt Handler 2
	the interrupt		Include code to process the interrupt
	STR RO, [R8,#AckFinished]		
	SUBS PC, R14, #4		
			ERET
#Handler Addr3	FIQ2handler Include code to process	0x8000.02E0	Interrupt Handler 3
	the interrupt		Include code to process the interrupt
	STR RO, [R8,#AckFinished]		
	SUBS PC, R14, #4		
			ERET

Application Binary Interface (ABI)

When coding in assembly, the ARM architecture provides 6 active registers (vx) for arithmetic and load store operations. The MIPS architecture provides 18 active registers (tx + sx). The MIPS architecture provides 32 general purpose registers, while ARM has only 16 active registers. A larger register set eases register pressure for compiled code.

The following table shows the register calling convention for ARM and MIPS:

Number	Name	Purpose	Number	Name	Purpose
			\$0	\$0	Always 0
					The Assembler Temporary used by the
			\$1	\$at	assembler in expanding pseudo-ops.
r12	Ip	Intra-procedure-call scratch register	\$2-\$3	\$v0-\$v1	These registers contain the Returned Value of a subroutine; if the value is 1 word only \$v0 is significant.
		Argument, result, or scratch			The Argument registers, these registers contain
r0-r3	a1-a4	registers	\$4-\$7	\$a0-\$a3	the first 4 argument values for a subroutine call.
r4-r11	v1-v8	Variable registers	\$8-\$15, \$24,\$25	\$t0-\$t9	The Temporary Registers.
			\$16-\$23	\$s0-\$s7	The Saved Registers.
			\$26-\$27	\$k0-\$k1	The Kernel Reserved registers. DO NOT USE.
r9	sb	Static base	\$28	\$gp	The Global Pointer used for addressing static global variables. For now, ignore this.
r13	sp	Stack pointer	\$29	\$sp	The Stack Pointer.
r11	fp	Frame pointer	\$30		The Frame Pointer: programs that do not use an explicit frame pointer (e.g., everything assigned in ECE314) can use register \$30 as another saved register – not recommended however
r14	lr	Link register	\$30	\$ra	The Return Address in a subroutine call
r15	nc	Program counter	φ31	фта	The Neturn Address in a subroddine can

Migrating applications

Reset, initialization and exception handling are typically done in assembly, but it is common that the application itself is coded in C/C++ (high level language). The application and any device drivers must be recompiled with the MIPS tool chain. Any assembly code can be translated manually, as there is almost a one-to-one equivalent instruction.

The bulk of the effort in migration entails changes to the initialization and low level boot code. MIPS Technologies provides the YAMONTM PROM monitor as reference code that runs on MIPS development boards. There are boot loaders available from third party vendors and open source.

On both the ARM and MIPS architectures, applications normally will run in user mode. On an exception, ARM will switch to Supervisor mode and MIPS will enter the kernel mode. The exception handler switches the mode back to user mode upon handling the exception. On ARM stacks and stack pointers for each mode need to be initialized. Only the kernel stack needs to be initialized on MIPS. Exceptions save context in reserved memory space.

Memory map on the MIPS architecture is fixed and user space is kuseg segment of the memory. Kseg0-3 is reserved for kernel. Cached system data resides in kseg0 and uncached in kseg1. ARM allows the system data and user code to be mapped to anywhere in the valid address range. I/O devices in the MIPS architecture are mapped in kseg1 and anywhere in valid memory range on the ARM architecture.

In both ARM and MIPS most of the exception handling is done in software. ARM supports two external interrupt handlers, namely FIQ and IRQ. FIQ is normally used for low latency interrupts and has a higher priority. Nested interrupts are typically handled by IRQ through a 2 -stage interrupt handler. The nested IRQ handler must save the registers on the system stack before enabling the interrupts, in order to prevent corruption of the return address.

MIPS supports six external interrupts, and each can be masked independently. Nested interrupts are handled in a similar fashion. Exception context must be saved before re-enabling the interrupts. Configuring interrupts is straightforward in the MIPS architecture. Only the status register fields must be programmed.

The MIPS ISA defines both MIPS32 and MIPS64. MIPS64 offers larger virtual address and physical address space, and MIPS32 applications can be seamlessly migrated to MIPS64 to take advantage of the 64-bit pointers. Long word is 128 bits in MIPS64 and in both MIPS32 and MIPS64, char is 8-bit unsigned. MIPS provides N32 and N64 ABIs for embedding assembly code with C/C++.

MIPS Technologies offers the MIPS NavigatorTM Integrated Component Suite (ICS) that comes with a GNU compiler and debugger, JTAG level debugger, profiler and event analyzer. Several other software vendors also provide tool suite for MIPS processors.

Summary

MIPS Technologies licenses its MIPS32 and MIPS64 architectures, and also offers single-core, multi-core, superscalar and multi-threaded families of cores based on the MIPS32 architecture. Several of MIPS Technologies' licensees also offer high-performance, multicore products based on the MIPS64 architecture.

With its architectures and cores, MIPS has a large footprint in digital home and networking applications, and growing traction in mobile devices.

MIPS cores are the industry's most area efficient, offering high performance at the lowest power dissipation. With its multi-threading technology, companies can efficiently implement a parallelizable application by maximizing the instructions per cycle (IPC). The QoS features in the multi-threaded family of products help ensure real-time application performance. The breadth and the rich features of MIPS' product portfolio, coupled with a flexible business model, enable MIPS licensees to create MIPS-Based products that range from 32-bit microcontrollers and energy efficient mobile devices to 'green' supercomputers and high end networking infrastructure.